├── .eslintrc.json ├── .gitignore ├── .hintrc ├── .nojekyll ├── .npmignore ├── .vscode ├── extensions.json ├── launch.json ├── settings.json └── tasks.json ├── .vscodeignore ├── CHANGELOG.md ├── LICENSE ├── README.md ├── _coverpage.md ├── _navbar.md ├── _sidebar.md ├── cmd ├── config ├── language-configuration.json ├── language-configuration_tcl.json └── txt.language-configuration.json ├── ctags ├── README.md ├── ctags.exe ├── docs │ ├── .buildinfo │ ├── _images │ │ ├── area-and-parsers.svg │ │ ├── input-escaping.svg │ │ ├── input-text-stream.svg │ │ ├── input-unescaping.svg │ │ ├── output-tag-stream.svg │ │ ├── promise.svg │ │ └── stack-and-parsers.svg │ ├── _static │ │ ├── basic.css │ │ ├── classic.css │ │ ├── default.css │ │ ├── doctools.js │ │ ├── documentation_options.js │ │ ├── file.png │ │ ├── language_data.js │ │ ├── minus.png │ │ ├── plus.png │ │ ├── pygments.css │ │ ├── searchtools.js │ │ ├── sidebar.js │ │ └── sphinx_highlight.js │ ├── autotools.html │ ├── building.html │ ├── contributions.html │ ├── developers.html │ ├── extending.html │ ├── genindex.html │ ├── index.html │ ├── interactive-mode.html │ ├── internal.html │ ├── man-pages.html │ ├── man │ │ ├── ctags-client-tools.7.html │ │ ├── ctags-faq.7.html │ │ ├── ctags-incompatibilities.7.html │ │ ├── ctags-json-output.5.html │ │ ├── ctags-lang-asm.7.html │ │ ├── ctags-lang-autoit.7.html │ │ ├── ctags-lang-elm.7.html │ │ ├── ctags-lang-fortran.7.html │ │ ├── ctags-lang-gdscript.7.html │ │ ├── ctags-lang-iPythonCell.7.html │ │ ├── ctags-lang-inko.7.html │ │ ├── ctags-lang-javascript.7.html │ │ ├── ctags-lang-julia.7.html │ │ ├── ctags-lang-kconfig.7.html │ │ ├── ctags-lang-python.7.html │ │ ├── ctags-lang-r.7.html │ │ ├── ctags-lang-rmarkdown.7.html │ │ ├── ctags-lang-sql.7.html │ │ ├── ctags-lang-systemtap.7.html │ │ ├── ctags-lang-tcl.7.html │ │ ├── ctags-lang-terraform.7.html │ │ ├── ctags-lang-verilog.7.html │ │ ├── ctags-optlib.7.html │ │ ├── ctags.1.html │ │ ├── readtags.1.html │ │ └── tags.5.html │ ├── news.html │ ├── objects.inv │ ├── option-file.html │ ├── optlib.html │ ├── optscript.html │ ├── osx.html │ ├── other-projects.html │ ├── output-format.html │ ├── output-json.html │ ├── output-tags.html │ ├── output-xref.html │ ├── parser-asm.html │ ├── parser-cmake.html │ ├── parser-cxx.html │ ├── parser-gdscript.html │ ├── parser-html.html │ ├── parser-in-c.html │ ├── parser-puppetManifest.html │ ├── parser-python.html │ ├── parser-tcl.html │ ├── parser-vim.html │ ├── parser-xslt.html │ ├── parsers.html │ ├── releasing.html │ ├── reporting.html │ ├── running-multi-parsers.html │ ├── search.html │ ├── searchindex.js │ ├── testing-ctags.html │ ├── testing-parser.html │ ├── testing-readtags.html │ ├── tracking.html │ └── windows.html ├── license │ ├── COPYING │ ├── COPYING.MinGW-w64-runtime.txt │ ├── Copyright.libxml2 │ ├── LICENCE.pcre2 │ ├── LICENSE.janssen │ └── LICENSE.libyaml ├── man │ ├── ctags-client-tools.7.html │ ├── ctags-faq.7.html │ ├── ctags-incompatibilities.7.html │ ├── ctags-json-output.5.html │ ├── ctags-lang-asm.7.html │ ├── ctags-lang-autoit.7.html │ ├── ctags-lang-elm.7.html │ ├── ctags-lang-fortran.7.html │ ├── ctags-lang-gdscript.7.html │ ├── ctags-lang-iPythonCell.7.html │ ├── ctags-lang-inko.7.html │ ├── ctags-lang-javascript.7.html │ ├── ctags-lang-julia.7.html │ ├── ctags-lang-kconfig.7.html │ ├── ctags-lang-python.7.html │ ├── ctags-lang-r.7.html │ ├── ctags-lang-rmarkdown.7.html │ ├── ctags-lang-sql.7.html │ ├── ctags-lang-systemtap.7.html │ ├── ctags-lang-tcl.7.html │ ├── ctags-lang-terraform.7.html │ ├── ctags-lang-verilog.7.html │ ├── ctags-optlib.7.html │ ├── ctags.1.html │ ├── readtags.1.html │ └── tags.5.html ├── readtags.exe └── 版本.txt ├── docs └── gif │ ├── bit_back │ └── bit_back.jpg │ ├── gl │ ├── Snipaste_2024-04-13_21-16-08.png │ └── Snipaste_2024-04-13_23-29-29.png │ ├── gsh │ └── gsh.gif │ ├── incrementSelection │ └── incrementSelection.gif │ ├── introduce │ └── Snipaste_2024-04-13_18-02-49.png │ ├── lihua │ └── lihua.gif │ ├── linter │ └── 3.gif │ ├── thems │ ├── Snipaste_2024-04-13_22-59-12.png │ └── Snipaste_2024-04-13_23-03-30.png │ ├── ucf_to_xdc │ └── ucf_to_xdc.gif │ ├── vivado_find_ip │ └── find_ip.jpg │ ├── vivado_sim │ ├── sim_1.jpg │ ├── sim_2.jpg │ └── sim_3.jpg │ ├── wjs │ ├── Snipaste_2024-04-13_20-53-55.png │ ├── Snipaste_2024-04-13_20-57-07.png │ ├── Snipaste_2025-06-20_20-38-47.png │ └── wjs.jpg │ ├── xt │ └── xt.jpg │ └── yf │ ├── 1.gif │ └── 2.gif ├── images ├── container.png ├── duck.png └── web.png ├── index.html ├── package.json ├── package.nls.json ├── package.nls.zh-cn.json ├── resources ├── verilog_tre.png ├── verilog_tre_missing.png ├── verilog_tre_sim_top.png └── verilog_tre_top.png ├── snippets └── verilog.json ├── src ├── bit_backup │ ├── bit_backup.ts │ ├── ftpSet.ts │ └── utils.ts ├── commands │ └── ModuleInstantiation.ts ├── ctags.ts ├── extension.ts ├── linter │ ├── BaseLinter.ts │ ├── IcarusLinter.ts │ ├── LintManager.ts │ ├── ModelsimLinter.ts │ ├── SlangLinter.ts │ ├── VerilatorLinter.ts │ └── XvlogLinter.ts ├── logger.ts ├── md_doc │ └── md_doc.ts ├── parsers │ └── ctagsParser.ts ├── providers │ ├── CompletionItemProvider.ts │ ├── DefinitionProvider.ts │ ├── DocumentSymbolProvider.ts │ ├── FormatPrivider.ts │ └── HoverProvider.ts ├── readVeo.ts │ └── readVeo.ts ├── routine_jump │ ├── VerilogParser.ts │ ├── hover.ts │ ├── routine_jump.ts │ └── top.ts ├── test │ ├── runTest.ts │ └── suite │ │ ├── extension.test.ts │ │ └── index.ts ├── utils.ts ├── verilog_Dynamic_code_snippet │ ├── snippets.ts │ └── verilog_Dynamic_code_snippet.ts └── verilog_format │ ├── Increment_Selection.ts │ ├── UcfConvertXdc.ts │ ├── convertCode_pr.ts │ ├── instance.ts │ ├── simpleAlign.ts │ └── testbench.ts ├── syntaxes ├── cst.tmLanguage.json ├── do.tmLanguage.json ├── ltx.tmLanguage.json ├── systemverilog.tmLanguage.json ├── tcl.tmLanguage.json ├── txt.tmLanguage.json ├── ucf.tmLanguage.json ├── verilog.tmLanguage copy.json ├── verilog.tmLanguage.json ├── vhdl.tmLanguage.json └── xdc.tmLanguage.json ├── themes ├── jiang_percy_default.json └── jiang_percy_verilog_themes.json ├── tsconfig.json └── webpack.config.js /.eslintrc.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.eslintrc.json -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.gitignore -------------------------------------------------------------------------------- /.hintrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.hintrc -------------------------------------------------------------------------------- /.nojekyll: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /.npmignore: -------------------------------------------------------------------------------- 1 | docs/ -------------------------------------------------------------------------------- /.vscode/extensions.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.vscode/extensions.json -------------------------------------------------------------------------------- /.vscode/launch.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.vscode/launch.json -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /.vscode/tasks.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.vscode/tasks.json -------------------------------------------------------------------------------- /.vscodeignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/.vscodeignore -------------------------------------------------------------------------------- /CHANGELOG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/CHANGELOG.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/README.md -------------------------------------------------------------------------------- /_coverpage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/_coverpage.md -------------------------------------------------------------------------------- /_navbar.md: -------------------------------------------------------------------------------- 1 | 2 | 3 | - [GitHub](https://github.com/1391074994/Verilog-Hdl-Format) 4 | 5 | 6 | * languages/语言: 7 | * [中文](./README.md) 8 | -------------------------------------------------------------------------------- /_sidebar.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/_sidebar.md -------------------------------------------------------------------------------- /cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/cmd -------------------------------------------------------------------------------- /config/language-configuration.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/config/language-configuration.json -------------------------------------------------------------------------------- /config/language-configuration_tcl.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/config/language-configuration_tcl.json -------------------------------------------------------------------------------- /config/txt.language-configuration.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/config/txt.language-configuration.json -------------------------------------------------------------------------------- /ctags/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/README.md -------------------------------------------------------------------------------- /ctags/ctags.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/ctags.exe -------------------------------------------------------------------------------- /ctags/docs/.buildinfo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/.buildinfo -------------------------------------------------------------------------------- /ctags/docs/_images/area-and-parsers.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/area-and-parsers.svg -------------------------------------------------------------------------------- /ctags/docs/_images/input-escaping.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/input-escaping.svg -------------------------------------------------------------------------------- /ctags/docs/_images/input-text-stream.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/input-text-stream.svg -------------------------------------------------------------------------------- /ctags/docs/_images/input-unescaping.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/input-unescaping.svg -------------------------------------------------------------------------------- /ctags/docs/_images/output-tag-stream.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/output-tag-stream.svg -------------------------------------------------------------------------------- /ctags/docs/_images/promise.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/promise.svg -------------------------------------------------------------------------------- /ctags/docs/_images/stack-and-parsers.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_images/stack-and-parsers.svg -------------------------------------------------------------------------------- /ctags/docs/_static/basic.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/basic.css -------------------------------------------------------------------------------- /ctags/docs/_static/classic.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/classic.css -------------------------------------------------------------------------------- /ctags/docs/_static/default.css: -------------------------------------------------------------------------------- 1 | @import url("classic.css"); 2 | -------------------------------------------------------------------------------- /ctags/docs/_static/doctools.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/doctools.js -------------------------------------------------------------------------------- /ctags/docs/_static/documentation_options.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/documentation_options.js -------------------------------------------------------------------------------- /ctags/docs/_static/file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/file.png -------------------------------------------------------------------------------- /ctags/docs/_static/language_data.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/language_data.js -------------------------------------------------------------------------------- /ctags/docs/_static/minus.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/minus.png -------------------------------------------------------------------------------- /ctags/docs/_static/plus.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/plus.png -------------------------------------------------------------------------------- /ctags/docs/_static/pygments.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/pygments.css -------------------------------------------------------------------------------- /ctags/docs/_static/searchtools.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/searchtools.js -------------------------------------------------------------------------------- /ctags/docs/_static/sidebar.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/sidebar.js -------------------------------------------------------------------------------- /ctags/docs/_static/sphinx_highlight.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/_static/sphinx_highlight.js -------------------------------------------------------------------------------- /ctags/docs/autotools.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/autotools.html -------------------------------------------------------------------------------- /ctags/docs/building.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/building.html -------------------------------------------------------------------------------- /ctags/docs/contributions.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/contributions.html -------------------------------------------------------------------------------- /ctags/docs/developers.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/developers.html -------------------------------------------------------------------------------- /ctags/docs/extending.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/extending.html -------------------------------------------------------------------------------- /ctags/docs/genindex.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/genindex.html -------------------------------------------------------------------------------- /ctags/docs/index.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/index.html -------------------------------------------------------------------------------- /ctags/docs/interactive-mode.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/interactive-mode.html -------------------------------------------------------------------------------- /ctags/docs/internal.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/internal.html -------------------------------------------------------------------------------- /ctags/docs/man-pages.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man-pages.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-client-tools.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-client-tools.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-faq.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-faq.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-incompatibilities.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-incompatibilities.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-json-output.5.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-json-output.5.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-asm.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-asm.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-autoit.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-autoit.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-elm.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-elm.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-fortran.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-fortran.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-gdscript.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-gdscript.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-iPythonCell.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-iPythonCell.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-inko.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-inko.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-javascript.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-javascript.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-julia.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-julia.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-kconfig.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-kconfig.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-python.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-python.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-r.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-r.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-rmarkdown.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-rmarkdown.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-sql.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-sql.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-systemtap.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-systemtap.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-tcl.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-tcl.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-terraform.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-terraform.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-lang-verilog.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-lang-verilog.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags-optlib.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags-optlib.7.html -------------------------------------------------------------------------------- /ctags/docs/man/ctags.1.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/ctags.1.html -------------------------------------------------------------------------------- /ctags/docs/man/readtags.1.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/readtags.1.html -------------------------------------------------------------------------------- /ctags/docs/man/tags.5.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/man/tags.5.html -------------------------------------------------------------------------------- /ctags/docs/news.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/news.html -------------------------------------------------------------------------------- /ctags/docs/objects.inv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/objects.inv -------------------------------------------------------------------------------- /ctags/docs/option-file.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/option-file.html -------------------------------------------------------------------------------- /ctags/docs/optlib.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/optlib.html -------------------------------------------------------------------------------- /ctags/docs/optscript.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/optscript.html -------------------------------------------------------------------------------- /ctags/docs/osx.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/osx.html -------------------------------------------------------------------------------- /ctags/docs/other-projects.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/other-projects.html -------------------------------------------------------------------------------- /ctags/docs/output-format.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/output-format.html -------------------------------------------------------------------------------- /ctags/docs/output-json.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/output-json.html -------------------------------------------------------------------------------- /ctags/docs/output-tags.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/output-tags.html -------------------------------------------------------------------------------- /ctags/docs/output-xref.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/output-xref.html -------------------------------------------------------------------------------- /ctags/docs/parser-asm.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-asm.html -------------------------------------------------------------------------------- /ctags/docs/parser-cmake.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-cmake.html -------------------------------------------------------------------------------- /ctags/docs/parser-cxx.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-cxx.html -------------------------------------------------------------------------------- /ctags/docs/parser-gdscript.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-gdscript.html -------------------------------------------------------------------------------- /ctags/docs/parser-html.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-html.html -------------------------------------------------------------------------------- /ctags/docs/parser-in-c.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-in-c.html -------------------------------------------------------------------------------- /ctags/docs/parser-puppetManifest.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-puppetManifest.html -------------------------------------------------------------------------------- /ctags/docs/parser-python.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-python.html -------------------------------------------------------------------------------- /ctags/docs/parser-tcl.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-tcl.html -------------------------------------------------------------------------------- /ctags/docs/parser-vim.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-vim.html -------------------------------------------------------------------------------- /ctags/docs/parser-xslt.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parser-xslt.html -------------------------------------------------------------------------------- /ctags/docs/parsers.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/parsers.html -------------------------------------------------------------------------------- /ctags/docs/releasing.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/releasing.html -------------------------------------------------------------------------------- /ctags/docs/reporting.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/reporting.html -------------------------------------------------------------------------------- /ctags/docs/running-multi-parsers.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/running-multi-parsers.html -------------------------------------------------------------------------------- /ctags/docs/search.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/search.html -------------------------------------------------------------------------------- /ctags/docs/searchindex.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/searchindex.js -------------------------------------------------------------------------------- /ctags/docs/testing-ctags.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/testing-ctags.html -------------------------------------------------------------------------------- /ctags/docs/testing-parser.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/testing-parser.html -------------------------------------------------------------------------------- /ctags/docs/testing-readtags.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/testing-readtags.html -------------------------------------------------------------------------------- /ctags/docs/tracking.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/tracking.html -------------------------------------------------------------------------------- /ctags/docs/windows.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/docs/windows.html -------------------------------------------------------------------------------- /ctags/license/COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/COPYING -------------------------------------------------------------------------------- /ctags/license/COPYING.MinGW-w64-runtime.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/COPYING.MinGW-w64-runtime.txt -------------------------------------------------------------------------------- /ctags/license/Copyright.libxml2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/Copyright.libxml2 -------------------------------------------------------------------------------- /ctags/license/LICENCE.pcre2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/LICENCE.pcre2 -------------------------------------------------------------------------------- /ctags/license/LICENSE.janssen: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/LICENSE.janssen -------------------------------------------------------------------------------- /ctags/license/LICENSE.libyaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/license/LICENSE.libyaml -------------------------------------------------------------------------------- /ctags/man/ctags-client-tools.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-client-tools.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-faq.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-faq.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-incompatibilities.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-incompatibilities.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-json-output.5.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-json-output.5.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-asm.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-asm.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-autoit.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-autoit.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-elm.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-elm.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-fortran.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-fortran.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-gdscript.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-gdscript.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-iPythonCell.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-iPythonCell.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-inko.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-inko.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-javascript.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-javascript.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-julia.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-julia.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-kconfig.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-kconfig.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-python.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-python.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-r.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-r.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-rmarkdown.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-rmarkdown.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-sql.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-sql.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-systemtap.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-systemtap.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-tcl.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-tcl.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-terraform.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-terraform.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-lang-verilog.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-lang-verilog.7.html -------------------------------------------------------------------------------- /ctags/man/ctags-optlib.7.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags-optlib.7.html -------------------------------------------------------------------------------- /ctags/man/ctags.1.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/ctags.1.html -------------------------------------------------------------------------------- /ctags/man/readtags.1.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/readtags.1.html -------------------------------------------------------------------------------- /ctags/man/tags.5.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/man/tags.5.html -------------------------------------------------------------------------------- /ctags/readtags.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/readtags.exe -------------------------------------------------------------------------------- /ctags/版本.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/ctags/版本.txt -------------------------------------------------------------------------------- /docs/gif/bit_back/bit_back.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/bit_back/bit_back.jpg -------------------------------------------------------------------------------- /docs/gif/gl/Snipaste_2024-04-13_21-16-08.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/gl/Snipaste_2024-04-13_21-16-08.png -------------------------------------------------------------------------------- /docs/gif/gl/Snipaste_2024-04-13_23-29-29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/gl/Snipaste_2024-04-13_23-29-29.png -------------------------------------------------------------------------------- /docs/gif/gsh/gsh.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/gsh/gsh.gif -------------------------------------------------------------------------------- /docs/gif/incrementSelection/incrementSelection.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/incrementSelection/incrementSelection.gif -------------------------------------------------------------------------------- /docs/gif/introduce/Snipaste_2024-04-13_18-02-49.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/introduce/Snipaste_2024-04-13_18-02-49.png -------------------------------------------------------------------------------- /docs/gif/lihua/lihua.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/lihua/lihua.gif -------------------------------------------------------------------------------- /docs/gif/linter/3.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/linter/3.gif -------------------------------------------------------------------------------- /docs/gif/thems/Snipaste_2024-04-13_22-59-12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/thems/Snipaste_2024-04-13_22-59-12.png -------------------------------------------------------------------------------- /docs/gif/thems/Snipaste_2024-04-13_23-03-30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/thems/Snipaste_2024-04-13_23-03-30.png -------------------------------------------------------------------------------- /docs/gif/ucf_to_xdc/ucf_to_xdc.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/ucf_to_xdc/ucf_to_xdc.gif -------------------------------------------------------------------------------- /docs/gif/vivado_find_ip/find_ip.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/vivado_find_ip/find_ip.jpg -------------------------------------------------------------------------------- /docs/gif/vivado_sim/sim_1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/vivado_sim/sim_1.jpg -------------------------------------------------------------------------------- /docs/gif/vivado_sim/sim_2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/vivado_sim/sim_2.jpg -------------------------------------------------------------------------------- /docs/gif/vivado_sim/sim_3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/vivado_sim/sim_3.jpg -------------------------------------------------------------------------------- /docs/gif/wjs/Snipaste_2024-04-13_20-53-55.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/wjs/Snipaste_2024-04-13_20-53-55.png -------------------------------------------------------------------------------- /docs/gif/wjs/Snipaste_2024-04-13_20-57-07.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/wjs/Snipaste_2024-04-13_20-57-07.png -------------------------------------------------------------------------------- /docs/gif/wjs/Snipaste_2025-06-20_20-38-47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/wjs/Snipaste_2025-06-20_20-38-47.png -------------------------------------------------------------------------------- /docs/gif/wjs/wjs.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/wjs/wjs.jpg -------------------------------------------------------------------------------- /docs/gif/xt/xt.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/xt/xt.jpg -------------------------------------------------------------------------------- /docs/gif/yf/1.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/yf/1.gif -------------------------------------------------------------------------------- /docs/gif/yf/2.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/docs/gif/yf/2.gif -------------------------------------------------------------------------------- /images/container.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/images/container.png -------------------------------------------------------------------------------- /images/duck.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/images/duck.png -------------------------------------------------------------------------------- /images/web.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/images/web.png -------------------------------------------------------------------------------- /index.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/index.html -------------------------------------------------------------------------------- /package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/package.json -------------------------------------------------------------------------------- /package.nls.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/package.nls.json -------------------------------------------------------------------------------- /package.nls.zh-cn.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/package.nls.zh-cn.json -------------------------------------------------------------------------------- /resources/verilog_tre.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/resources/verilog_tre.png -------------------------------------------------------------------------------- /resources/verilog_tre_missing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/resources/verilog_tre_missing.png -------------------------------------------------------------------------------- /resources/verilog_tre_sim_top.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/resources/verilog_tre_sim_top.png -------------------------------------------------------------------------------- /resources/verilog_tre_top.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/resources/verilog_tre_top.png -------------------------------------------------------------------------------- /snippets/verilog.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/snippets/verilog.json -------------------------------------------------------------------------------- /src/bit_backup/bit_backup.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/bit_backup/bit_backup.ts -------------------------------------------------------------------------------- /src/bit_backup/ftpSet.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/bit_backup/ftpSet.ts -------------------------------------------------------------------------------- /src/bit_backup/utils.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/bit_backup/utils.ts -------------------------------------------------------------------------------- /src/commands/ModuleInstantiation.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/commands/ModuleInstantiation.ts -------------------------------------------------------------------------------- /src/ctags.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/ctags.ts -------------------------------------------------------------------------------- /src/extension.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/extension.ts -------------------------------------------------------------------------------- /src/linter/BaseLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/BaseLinter.ts -------------------------------------------------------------------------------- /src/linter/IcarusLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/IcarusLinter.ts -------------------------------------------------------------------------------- /src/linter/LintManager.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/LintManager.ts -------------------------------------------------------------------------------- /src/linter/ModelsimLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/ModelsimLinter.ts -------------------------------------------------------------------------------- /src/linter/SlangLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/SlangLinter.ts -------------------------------------------------------------------------------- /src/linter/VerilatorLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/VerilatorLinter.ts -------------------------------------------------------------------------------- /src/linter/XvlogLinter.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/linter/XvlogLinter.ts -------------------------------------------------------------------------------- /src/logger.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/logger.ts -------------------------------------------------------------------------------- /src/md_doc/md_doc.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/md_doc/md_doc.ts -------------------------------------------------------------------------------- /src/parsers/ctagsParser.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/parsers/ctagsParser.ts -------------------------------------------------------------------------------- /src/providers/CompletionItemProvider.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/providers/CompletionItemProvider.ts -------------------------------------------------------------------------------- /src/providers/DefinitionProvider.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/providers/DefinitionProvider.ts -------------------------------------------------------------------------------- /src/providers/DocumentSymbolProvider.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/providers/DocumentSymbolProvider.ts -------------------------------------------------------------------------------- /src/providers/FormatPrivider.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/providers/FormatPrivider.ts -------------------------------------------------------------------------------- /src/providers/HoverProvider.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/providers/HoverProvider.ts -------------------------------------------------------------------------------- /src/readVeo.ts/readVeo.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/readVeo.ts/readVeo.ts -------------------------------------------------------------------------------- /src/routine_jump/VerilogParser.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/routine_jump/VerilogParser.ts -------------------------------------------------------------------------------- /src/routine_jump/hover.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/routine_jump/hover.ts -------------------------------------------------------------------------------- /src/routine_jump/routine_jump.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/routine_jump/routine_jump.ts -------------------------------------------------------------------------------- /src/routine_jump/top.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/routine_jump/top.ts -------------------------------------------------------------------------------- /src/test/runTest.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/test/runTest.ts -------------------------------------------------------------------------------- /src/test/suite/extension.test.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/test/suite/extension.test.ts -------------------------------------------------------------------------------- /src/test/suite/index.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/test/suite/index.ts -------------------------------------------------------------------------------- /src/utils.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/utils.ts -------------------------------------------------------------------------------- /src/verilog_Dynamic_code_snippet/snippets.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_Dynamic_code_snippet/snippets.ts -------------------------------------------------------------------------------- /src/verilog_Dynamic_code_snippet/verilog_Dynamic_code_snippet.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_Dynamic_code_snippet/verilog_Dynamic_code_snippet.ts -------------------------------------------------------------------------------- /src/verilog_format/Increment_Selection.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/Increment_Selection.ts -------------------------------------------------------------------------------- /src/verilog_format/UcfConvertXdc.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/UcfConvertXdc.ts -------------------------------------------------------------------------------- /src/verilog_format/convertCode_pr.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/convertCode_pr.ts -------------------------------------------------------------------------------- /src/verilog_format/instance.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/instance.ts -------------------------------------------------------------------------------- /src/verilog_format/simpleAlign.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/simpleAlign.ts -------------------------------------------------------------------------------- /src/verilog_format/testbench.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/src/verilog_format/testbench.ts -------------------------------------------------------------------------------- /syntaxes/cst.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/cst.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/do.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/do.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/ltx.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/ltx.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/systemverilog.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/systemverilog.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/tcl.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/tcl.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/txt.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/txt.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/ucf.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/ucf.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/verilog.tmLanguage copy.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/verilog.tmLanguage copy.json -------------------------------------------------------------------------------- /syntaxes/verilog.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/verilog.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/vhdl.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/vhdl.tmLanguage.json -------------------------------------------------------------------------------- /syntaxes/xdc.tmLanguage.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/syntaxes/xdc.tmLanguage.json -------------------------------------------------------------------------------- /themes/jiang_percy_default.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/themes/jiang_percy_default.json -------------------------------------------------------------------------------- /themes/jiang_percy_verilog_themes.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/themes/jiang_percy_verilog_themes.json -------------------------------------------------------------------------------- /tsconfig.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/tsconfig.json -------------------------------------------------------------------------------- /webpack.config.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/1391074994/Verilog-Hdl-Format/HEAD/webpack.config.js --------------------------------------------------------------------------------