├── .gitignore ├── .gitmodules ├── README.md ├── RTL ├── README.md ├── examples │ ├── README.md │ ├── ccip_mmio │ │ ├── README.md │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.sv │ │ │ ├── ccip_interface_reg.sv │ │ │ ├── ccip_std_afu.sv │ │ │ └── filelist.txt │ │ ├── intel_pac_rtl_ccip.pptx │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ └── main.cpp │ ├── dma_loopback │ │ ├── README.md │ │ ├── dma_hal.pptx │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.qsf │ │ │ ├── afu.sv │ │ │ ├── cci_dma.sv │ │ │ ├── cci_mpf_app_conf.vh │ │ │ ├── cci_mpf_app_conf_default.vh │ │ │ ├── ccip_std_afu.sv │ │ │ ├── csr_mgr.sv │ │ │ ├── csr_mgr.vh │ │ │ ├── dma_if.vh │ │ │ ├── fifo.sv │ │ │ ├── filelist.txt │ │ │ ├── hal.sv │ │ │ ├── memory_map.sv │ │ │ └── mmio_if.vh │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ ├── config.h │ │ │ └── main.cpp │ ├── dma_loopback_uclk │ │ ├── README.md │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.qsf │ │ │ ├── afu.sv │ │ │ ├── cci_dma.sv │ │ │ ├── cci_mpf_app_conf.vh │ │ │ ├── cci_mpf_app_conf_default.vh │ │ │ ├── ccip_std_afu.sv │ │ │ ├── csr_mgr.sv │ │ │ ├── csr_mgr.vh │ │ │ ├── dma_if.vh │ │ │ ├── fifo.sv │ │ │ ├── filelist.txt │ │ │ ├── hal.sv │ │ │ ├── memory_map.sv │ │ │ └── mmio_if.vh │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ ├── config.h │ │ │ └── main.cpp │ └── mmio_mc_read │ │ ├── README.md │ │ ├── hw │ │ ├── afu.json │ │ ├── afu.sv │ │ ├── bram.sv │ │ ├── ccip_interface_reg.sv │ │ ├── ccip_std_afu.sv │ │ ├── delay.sv │ │ ├── filelist.txt │ │ └── vsim_run.tcl │ │ ├── mmio_mc_read.pptx │ │ └── sw │ │ ├── AFU.cpp │ │ ├── AFU.h │ │ ├── Makefile │ │ ├── common_include.mk │ │ └── main.cpp ├── exercises │ ├── README.md │ ├── float_pipeline │ │ ├── README.md │ │ ├── code │ │ │ ├── custom_sim │ │ │ │ ├── Makefile │ │ │ │ └── vsim_run.tcl │ │ │ ├── fix_sim.sh │ │ │ ├── hw │ │ │ │ ├── afu.json │ │ │ │ ├── afu.qsf │ │ │ │ ├── afu.sv │ │ │ │ ├── cci_dma.sv │ │ │ │ ├── cci_mpf_app_conf.vh │ │ │ │ ├── cci_mpf_app_conf_default.vh │ │ │ │ ├── ccip_std_afu.sv │ │ │ │ ├── csr_mgr.sv │ │ │ │ ├── csr_mgr.vh │ │ │ │ ├── dma_if.vh │ │ │ │ ├── fifo.sv │ │ │ │ ├── filelist.txt │ │ │ │ ├── hal.sv │ │ │ │ ├── ip │ │ │ │ │ ├── .qsys_edit │ │ │ │ │ │ ├── add_float.xml │ │ │ │ │ │ ├── filters.xml │ │ │ │ │ │ ├── mult_add_float.xml │ │ │ │ │ │ ├── mult_float.xml │ │ │ │ │ │ ├── mult_flt.xml │ │ │ │ │ │ └── preferences.xml │ │ │ │ │ ├── add_float.ip │ │ │ │ │ ├── add_float │ │ │ │ │ │ ├── add_float.bsf │ │ │ │ │ │ ├── add_float.cmp │ │ │ │ │ │ ├── add_float.csv │ │ │ │ │ │ ├── add_float.html │ │ │ │ │ │ ├── add_float.ppf │ │ │ │ │ │ ├── add_float.qgsimc │ │ │ │ │ │ ├── add_float.qgsynthc │ │ │ │ │ │ ├── add_float.qip │ │ │ │ │ │ ├── add_float.sopcinfo │ │ │ │ │ │ ├── add_float.spd │ │ │ │ │ │ ├── add_float.xml │ │ │ │ │ │ ├── add_float_bb.v │ │ │ │ │ │ ├── add_float_generation.rpt │ │ │ │ │ │ ├── add_float_inst.v │ │ │ │ │ │ ├── add_float_inst.vhd │ │ │ │ │ │ ├── altera_fp_functions_171 │ │ │ │ │ │ │ ├── sim │ │ │ │ │ │ │ │ ├── add_float_altera_fp_functions_171_rgz4tay.vhd │ │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ │ └── dspba_library_package.vhd │ │ │ │ │ │ │ └── synth │ │ │ │ │ │ │ │ ├── add_float_altera_fp_functions_171_rgz4tay.vhd │ │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ │ └── dspba_library_package.vhd │ │ │ │ │ │ ├── sim │ │ │ │ │ │ │ ├── add_float.v │ │ │ │ │ │ │ ├── aldec │ │ │ │ │ │ │ │ └── rivierapro_setup.tcl │ │ │ │ │ │ │ ├── cadence │ │ │ │ │ │ │ │ ├── cds.lib │ │ │ │ │ │ │ │ ├── cds_libs │ │ │ │ │ │ │ │ │ ├── add_float.cds.lib │ │ │ │ │ │ │ │ │ └── altera_fp_functions_171.cds.lib │ │ │ │ │ │ │ │ ├── hdl.var │ │ │ │ │ │ │ │ └── ncsim_setup.sh │ │ │ │ │ │ │ ├── mentor │ │ │ │ │ │ │ │ └── msim_setup.tcl │ │ │ │ │ │ │ └── synopsys │ │ │ │ │ │ │ │ └── vcsmx │ │ │ │ │ │ │ │ ├── synopsys_sim.setup │ │ │ │ │ │ │ │ └── vcsmx_setup.sh │ │ │ │ │ │ └── synth │ │ │ │ │ │ │ └── add_float.v │ │ │ │ │ ├── mult_float.ip │ │ │ │ │ └── mult_float │ │ │ │ │ │ ├── altera_fp_functions_171 │ │ │ │ │ │ ├── sim │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ ├── dspba_library_package.vhd │ │ │ │ │ │ │ └── mult_float_altera_fp_functions_171_z2kbsra.vhd │ │ │ │ │ │ └── synth │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ ├── dspba_library_package.vhd │ │ │ │ │ │ │ └── mult_float_altera_fp_functions_171_z2kbsra.vhd │ │ │ │ │ │ ├── mult_float.bsf │ │ │ │ │ │ ├── mult_float.cmp │ │ │ │ │ │ ├── mult_float.csv │ │ │ │ │ │ ├── mult_float.html │ │ │ │ │ │ ├── mult_float.ppf │ │ │ │ │ │ ├── mult_float.qgsimc │ │ │ │ │ │ ├── mult_float.qgsynthc │ │ │ │ │ │ ├── mult_float.qip │ │ │ │ │ │ ├── mult_float.sopcinfo │ │ │ │ │ │ ├── mult_float.spd │ │ │ │ │ │ ├── mult_float.xml │ │ │ │ │ │ ├── mult_float_bb.v │ │ │ │ │ │ ├── mult_float_generation.rpt │ │ │ │ │ │ ├── mult_float_inst.v │ │ │ │ │ │ ├── mult_float_inst.vhd │ │ │ │ │ │ ├── sim │ │ │ │ │ │ ├── aldec │ │ │ │ │ │ │ └── rivierapro_setup.tcl │ │ │ │ │ │ ├── cadence │ │ │ │ │ │ │ ├── cds.lib │ │ │ │ │ │ │ ├── cds_libs │ │ │ │ │ │ │ │ ├── altera_fp_functions_171.cds.lib │ │ │ │ │ │ │ │ └── mult_float.cds.lib │ │ │ │ │ │ │ ├── hdl.var │ │ │ │ │ │ │ └── ncsim_setup.sh │ │ │ │ │ │ ├── mentor │ │ │ │ │ │ │ └── msim_setup.tcl │ │ │ │ │ │ ├── mult_float.v │ │ │ │ │ │ └── synopsys │ │ │ │ │ │ │ └── vcsmx │ │ │ │ │ │ │ ├── synopsys_sim.setup │ │ │ │ │ │ │ └── vcsmx_setup.sh │ │ │ │ │ │ └── synth │ │ │ │ │ │ └── mult_float.v │ │ │ │ ├── memory_map.sv │ │ │ │ └── mmio_if.vh │ │ │ └── sw │ │ │ │ ├── AFU.cpp │ │ │ │ ├── AFU.h │ │ │ │ ├── Makefile │ │ │ │ ├── common_include.mk │ │ │ │ ├── config.h │ │ │ │ └── main.cpp │ │ └── solution │ │ │ ├── custom_sim │ │ │ ├── Makefile │ │ │ └── vsim_run.tcl │ │ │ ├── fix_sim.sh │ │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.qsf │ │ │ ├── afu.sv │ │ │ ├── cci_dma.sv │ │ │ ├── cci_mpf_app_conf.vh │ │ │ ├── cci_mpf_app_conf_default.vh │ │ │ ├── ccip_std_afu.sv │ │ │ ├── csr_mgr.sv │ │ │ ├── csr_mgr.vh │ │ │ ├── dma_if.vh │ │ │ ├── fifo.sv │ │ │ ├── filelist.txt │ │ │ ├── hal.sv │ │ │ ├── ip │ │ │ │ ├── .qsys_edit │ │ │ │ │ ├── add_float.xml │ │ │ │ │ ├── filters.xml │ │ │ │ │ ├── mult_add_float.xml │ │ │ │ │ ├── mult_float.xml │ │ │ │ │ ├── mult_flt.xml │ │ │ │ │ └── preferences.xml │ │ │ │ ├── add_float.ip │ │ │ │ ├── add_float │ │ │ │ │ ├── add_float.bsf │ │ │ │ │ ├── add_float.cmp │ │ │ │ │ ├── add_float.csv │ │ │ │ │ ├── add_float.html │ │ │ │ │ ├── add_float.ppf │ │ │ │ │ ├── add_float.qgsimc │ │ │ │ │ ├── add_float.qgsynthc │ │ │ │ │ ├── add_float.qip │ │ │ │ │ ├── add_float.sopcinfo │ │ │ │ │ ├── add_float.spd │ │ │ │ │ ├── add_float.xml │ │ │ │ │ ├── add_float_bb.v │ │ │ │ │ ├── add_float_generation.rpt │ │ │ │ │ ├── add_float_inst.v │ │ │ │ │ ├── add_float_inst.vhd │ │ │ │ │ ├── altera_fp_functions_171 │ │ │ │ │ │ ├── sim │ │ │ │ │ │ │ ├── add_float_altera_fp_functions_171_rgz4tay.vhd │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ └── dspba_library_package.vhd │ │ │ │ │ │ └── synth │ │ │ │ │ │ │ ├── add_float_altera_fp_functions_171_rgz4tay.vhd │ │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ │ └── dspba_library_package.vhd │ │ │ │ │ ├── sim │ │ │ │ │ │ ├── add_float.v │ │ │ │ │ │ ├── aldec │ │ │ │ │ │ │ └── rivierapro_setup.tcl │ │ │ │ │ │ ├── cadence │ │ │ │ │ │ │ ├── cds.lib │ │ │ │ │ │ │ ├── cds_libs │ │ │ │ │ │ │ │ ├── add_float.cds.lib │ │ │ │ │ │ │ │ └── altera_fp_functions_171.cds.lib │ │ │ │ │ │ │ ├── hdl.var │ │ │ │ │ │ │ └── ncsim_setup.sh │ │ │ │ │ │ ├── mentor │ │ │ │ │ │ │ └── msim_setup.tcl │ │ │ │ │ │ └── synopsys │ │ │ │ │ │ │ └── vcsmx │ │ │ │ │ │ │ ├── synopsys_sim.setup │ │ │ │ │ │ │ └── vcsmx_setup.sh │ │ │ │ │ └── synth │ │ │ │ │ │ └── add_float.v │ │ │ │ ├── mult_float.ip │ │ │ │ └── mult_float │ │ │ │ │ ├── altera_fp_functions_171 │ │ │ │ │ ├── sim │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ ├── dspba_library_package.vhd │ │ │ │ │ │ └── mult_float_altera_fp_functions_171_z2kbsra.vhd │ │ │ │ │ └── synth │ │ │ │ │ │ ├── dspba_library.vhd │ │ │ │ │ │ ├── dspba_library_package.vhd │ │ │ │ │ │ └── mult_float_altera_fp_functions_171_z2kbsra.vhd │ │ │ │ │ ├── mult_float.bsf │ │ │ │ │ ├── mult_float.cmp │ │ │ │ │ ├── mult_float.csv │ │ │ │ │ ├── mult_float.html │ │ │ │ │ ├── mult_float.ppf │ │ │ │ │ ├── mult_float.qgsimc │ │ │ │ │ ├── mult_float.qgsynthc │ │ │ │ │ ├── mult_float.qip │ │ │ │ │ ├── mult_float.sopcinfo │ │ │ │ │ ├── mult_float.spd │ │ │ │ │ ├── mult_float.xml │ │ │ │ │ ├── mult_float_bb.v │ │ │ │ │ ├── mult_float_generation.rpt │ │ │ │ │ ├── mult_float_inst.v │ │ │ │ │ ├── mult_float_inst.vhd │ │ │ │ │ ├── sim │ │ │ │ │ ├── aldec │ │ │ │ │ │ └── rivierapro_setup.tcl │ │ │ │ │ ├── cadence │ │ │ │ │ │ ├── cds.lib │ │ │ │ │ │ ├── cds_libs │ │ │ │ │ │ │ ├── altera_fp_functions_171.cds.lib │ │ │ │ │ │ │ └── mult_float.cds.lib │ │ │ │ │ │ ├── hdl.var │ │ │ │ │ │ └── ncsim_setup.sh │ │ │ │ │ ├── mentor │ │ │ │ │ │ └── msim_setup.tcl │ │ │ │ │ ├── mult_float.v │ │ │ │ │ └── synopsys │ │ │ │ │ │ └── vcsmx │ │ │ │ │ │ ├── synopsys_sim.setup │ │ │ │ │ │ └── vcsmx_setup.sh │ │ │ │ │ └── synth │ │ │ │ │ └── mult_float.v │ │ │ ├── memory_map.sv │ │ │ ├── mmio_if.vh │ │ │ ├── pipe_pkg.sv │ │ │ └── pipeline.sv │ │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ ├── config.h │ │ │ └── main.cpp │ ├── mmio_add │ │ ├── README.md │ │ ├── code │ │ │ ├── hw │ │ │ │ ├── afu.json │ │ │ │ ├── afu.sv │ │ │ │ ├── ccip_interface_reg.sv │ │ │ │ ├── ccip_std_afu.sv │ │ │ │ └── filelist.txt │ │ │ └── sw │ │ │ │ ├── AFU.cpp │ │ │ │ ├── AFU.h │ │ │ │ ├── Makefile │ │ │ │ ├── common_include.mk │ │ │ │ └── main.cpp │ │ └── solution │ │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.sv │ │ │ ├── ccip_interface_reg.sv │ │ │ ├── ccip_std_afu.sv │ │ │ └── filelist.txt │ │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ └── main.cpp │ ├── mmio_fib │ │ ├── README.md │ │ ├── code │ │ │ ├── hw │ │ │ │ ├── afu.json │ │ │ │ ├── afu.sv │ │ │ │ ├── ccip_interface_reg.sv │ │ │ │ ├── ccip_std_afu.sv │ │ │ │ ├── fib.sv │ │ │ │ ├── filelist.txt │ │ │ │ └── memory_map.sv │ │ │ └── sw │ │ │ │ ├── AFU.cpp │ │ │ │ ├── AFU.h │ │ │ │ ├── Makefile │ │ │ │ ├── common_include.mk │ │ │ │ └── main.cpp │ │ └── solution │ │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.sv │ │ │ ├── ccip_interface_reg.sv │ │ │ ├── ccip_std_afu.sv │ │ │ ├── fib.sv │ │ │ ├── filelist.txt │ │ │ └── memory_map.sv │ │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ └── main.cpp │ └── simple_pipeline │ │ ├── README.md │ │ ├── code │ │ ├── hw │ │ │ ├── afu.json │ │ │ ├── afu.sv │ │ │ ├── cci_dma.sv │ │ │ ├── cci_mpf_app_conf.vh │ │ │ ├── cci_mpf_app_conf_default.vh │ │ │ ├── ccip_std_afu.sv │ │ │ ├── csr_mgr.sv │ │ │ ├── csr_mgr.vh │ │ │ ├── dma_if.vh │ │ │ ├── filelist.txt │ │ │ ├── hal.sv │ │ │ ├── memory_map.sv │ │ │ └── mmio_if.vh │ │ └── sw │ │ │ ├── AFU.cpp │ │ │ ├── AFU.h │ │ │ ├── Makefile │ │ │ ├── common_include.mk │ │ │ ├── config.h │ │ │ └── main.cpp │ │ └── solution │ │ ├── hw │ │ ├── afu.json │ │ ├── afu.qsf │ │ ├── afu.sv │ │ ├── cci_dma.sv │ │ ├── cci_mpf_app_conf.vh │ │ ├── cci_mpf_app_conf_default.vh │ │ ├── ccip_std_afu.sv │ │ ├── csr_mgr.sv │ │ ├── csr_mgr.vh │ │ ├── dma_if.vh │ │ ├── fifo.sv │ │ ├── filelist.txt │ │ ├── hal.sv │ │ ├── memory_map.sv │ │ ├── mmio_if.vh │ │ ├── pipeline.sv │ │ └── vsim_run.tcl │ │ └── sw │ │ ├── AFU.cpp │ │ ├── AFU.h │ │ ├── Makefile │ │ ├── common_include.mk │ │ ├── config.h │ │ └── main.cpp ├── setup.sh ├── setup_a10.sh └── setup_s10.sh ├── SYCL ├── README.md ├── cpp_crash_course.pptx ├── examples │ ├── accum │ │ ├── Makefile │ │ ├── README.md │ │ ├── accum_strategy1_bad.cpp │ │ ├── accum_strategy2_bad.cpp │ │ ├── accum_strategy3_1.cpp │ │ ├── accum_strategy3_2.cpp │ │ ├── accum_strategy3_3.cpp │ │ ├── accum_strategy3_4.cpp │ │ ├── accum_strategy4_1.cpp │ │ ├── accum_strategy4_2.cpp │ │ ├── accum_strategy5.cpp │ │ ├── accum_strategy6_1_bad.cpp │ │ ├── accum_strategy6_2.cpp │ │ ├── accum_strategy6_3.cpp │ │ └── sycl_accumulation.pptx │ ├── fpga_intro │ │ ├── Makefile │ │ ├── README.md │ │ ├── saxpy_pipe.cpp │ │ ├── saxpy_single.cpp │ │ └── saxpy_unroll.cpp │ ├── matrix_add │ │ ├── Makefile │ │ ├── README.md │ │ ├── matrix_add_bad.cpp │ │ ├── matrix_add_dynamic1.cpp │ │ ├── matrix_add_dynamic2.cpp │ │ ├── matrix_add_dynamic3.cpp │ │ ├── matrix_add_static1.cpp │ │ └── matrix_add_static2.cpp │ ├── multi_kernel_saxpy │ │ ├── Makefile │ │ ├── README.md │ │ ├── saxpy_multi_device.cpp │ │ ├── saxpy_multi_kernel.cpp │ │ └── saxpy_scatter.cpp │ ├── saxpy │ │ ├── Makefile │ │ ├── README.md │ │ ├── saxpy_bad.cpp │ │ ├── saxpy_correct.cpp │ │ └── saxpy_int.cpp │ ├── usm │ │ ├── Makefile │ │ ├── README.md │ │ ├── usm_vs_buffers1.cpp │ │ └── usm_vs_buffers2.cpp │ └── vector_add │ │ ├── Makefile │ │ ├── README.md │ │ ├── vector_add1.cpp │ │ ├── vector_add2.cpp │ │ ├── vector_add_bad.cpp │ │ └── vector_add_terse.cpp └── opencl_overview.pptx ├── intel_pac_overview.pptx └── timing ├── .gitignore ├── README.md ├── examples ├── README.md ├── add_sub │ ├── README.md │ ├── add_sub.qpf │ ├── add_sub.qsf │ ├── add_sub.sdc │ ├── clean_quartus.sh │ └── src │ │ ├── add_sub.sv │ │ ├── add_sub_tb.sv │ │ └── add_sub_timing.sv ├── adder_3input │ ├── README.md │ ├── adder_3input.pptx │ ├── adder_3input.qpf │ ├── adder_3input.qsf │ ├── adder_3input.sdc │ ├── clean_quartus.sh │ └── src │ │ ├── adder_3input.sv │ │ └── adder_3input_timing.sv ├── count │ ├── README.md │ ├── clean_quartus.sh │ ├── count.qpf │ ├── count.qsf │ ├── count.sdc │ └── src │ │ ├── count.sv │ │ └── count_tb.sv ├── multicycle_path │ ├── README.md │ ├── clean_quartus.sh │ ├── multicycle_path.qpf │ ├── multicycle_path.qsf │ ├── multicycle_path.sdc │ ├── multicycle_paths.pptx │ └── src │ │ └── multicycle_path.sv ├── register_duplication │ ├── README.md │ ├── clean_quartus.sh │ ├── multiple_add.qpf │ ├── multiple_add.qsf │ ├── multiple_add.sdc │ └── src │ │ └── multiple_add.sv ├── reset_reduction │ ├── README.md │ ├── clean_quartus.sh │ ├── multiple_add.qpf │ ├── multiple_add.qsf │ ├── multiple_add.sdc │ └── src │ │ ├── multiple_add.sv │ │ └── multiple_add_tb.sv └── reset_tree │ ├── README.md │ ├── clean_quartus.sh │ ├── replicated_pipeline.qpf │ ├── replicated_pipeline.qsf │ ├── replicated_pipeline.sdc │ └── src │ ├── replicated_pipeline.sv │ └── replicated_pipeline_tb.sv ├── exercises ├── README.md ├── add_tree │ ├── README.md │ ├── analyzer_tutorial.pptx │ ├── code │ │ ├── add_tree.qpf │ │ ├── add_tree.qsf │ │ ├── add_tree.sdc │ │ ├── clean_quartus.sh │ │ └── src │ │ │ └── add_tree.sv │ └── solution │ │ ├── add_tree.qpf │ │ ├── add_tree.qsf │ │ ├── add_tree.sdc │ │ ├── clean_quartus.sh │ │ └── src │ │ └── add_tree.sv ├── fanout │ └── high_fanout_add.sv ├── timer │ ├── README.md │ ├── code │ │ ├── clean_quartus.sh │ │ ├── src │ │ │ └── timer.sv │ │ ├── timer.qpf │ │ ├── timer.qsf │ │ └── timer.sdc │ ├── solution │ │ ├── clean_quartus.sh │ │ ├── src │ │ │ └── timer.sv │ │ ├── timer.qpf │ │ ├── timer.qsf │ │ └── timer.sdc │ └── timer.pptx └── timer2 │ ├── README.md │ ├── code │ ├── clean_quartus.sh │ ├── timer.qpf │ ├── timer.qsf │ └── timer.sdc │ └── solution │ ├── clean_quartus.sh │ ├── src │ └── timer.sv │ ├── timer.qpf │ ├── timer.qsf │ └── timer.sdc ├── timing_background.pptx └── timing_opt.pptx /.gitignore: -------------------------------------------------------------------------------- 1 | *~ 2 | *.o 3 | -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/README.md -------------------------------------------------------------------------------- /RTL/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/README.md -------------------------------------------------------------------------------- /RTL/examples/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/README.md -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/README.md -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/hw/afu.json -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/hw/afu.sv -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/intel_pac_rtl_ccip.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/intel_pac_rtl_ccip.pptx -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/sw/AFU.h -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/sw/Makefile -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/examples/ccip_mmio/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/ccip_mmio/sw/main.cpp -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/README.md -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/dma_hal.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/dma_hal.pptx -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/afu.json -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/afu.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/afu.qsf -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/afu.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/fifo.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/hal.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/AFU.h -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/Makefile -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/config.h -------------------------------------------------------------------------------- /RTL/examples/dma_loopback/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback/sw/main.cpp -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/README.md -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/afu.json -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/afu.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/afu.qsf -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/afu.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/fifo.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/hal.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/AFU.h -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/Makefile -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/config.h -------------------------------------------------------------------------------- /RTL/examples/dma_loopback_uclk/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/dma_loopback_uclk/sw/main.cpp -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/README.md -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/afu.json -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/afu.sv -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/bram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/bram.sv -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/delay.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/delay.sv -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/hw/vsim_run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/hw/vsim_run.tcl -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/mmio_mc_read.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/mmio_mc_read.pptx -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/sw/AFU.h -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/sw/Makefile -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/examples/mmio_mc_read/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/examples/mmio_mc_read/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/README.md -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/README.md -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/custom_sim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/custom_sim/Makefile -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/custom_sim/vsim_run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/custom_sim/vsim_run.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/fix_sim.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/fix_sim.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/afu.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/afu.qsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/fifo.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/hal.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/filters.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/filters.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_flt.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/mult_flt.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/preferences.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/.qsys_edit/preferences.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float.ip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float.ip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.bsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.cmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.cmp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.csv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.html -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.ppf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qgsimc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qgsimc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qgsynthc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qgsynthc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.qip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.sopcinfo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.sopcinfo -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.spd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.spd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_bb.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_generation.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_generation.rpt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_inst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_inst.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_inst.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/add_float_inst.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/add_float_altera_fp_functions_171_rgz4tay.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/add_float_altera_fp_functions_171_rgz4tay.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/add_float_altera_fp_functions_171_rgz4tay.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/add_float_altera_fp_functions_171_rgz4tay.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/add_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/add_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/aldec/rivierapro_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/aldec/rivierapro_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds_libs/add_float.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds_libs/add_float.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/hdl.var: -------------------------------------------------------------------------------- 1 | 2 | DEFINE WORK work 3 | -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/ncsim_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/cadence/ncsim_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/mentor/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/mentor/msim_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/synopsys/vcsmx/synopsys_sim.setup: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/synopsys/vcsmx/synopsys_sim.setup -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/synopsys/vcsmx/vcsmx_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/sim/synopsys/vcsmx/vcsmx_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/add_float/synth/add_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/add_float/synth/add_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float.ip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float.ip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/mult_float_altera_fp_functions_171_z2kbsra.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/sim/mult_float_altera_fp_functions_171_z2kbsra.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/mult_float_altera_fp_functions_171_z2kbsra.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/altera_fp_functions_171/synth/mult_float_altera_fp_functions_171_z2kbsra.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.bsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.cmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.cmp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.csv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.html -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.ppf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qgsimc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qgsimc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qgsynthc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qgsynthc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.qip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.sopcinfo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.sopcinfo -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.spd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.spd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_bb.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_generation.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_generation.rpt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_inst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_inst.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_inst.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/mult_float_inst.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/aldec/rivierapro_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/aldec/rivierapro_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds_libs/mult_float.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/cds_libs/mult_float.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/hdl.var: -------------------------------------------------------------------------------- 1 | 2 | DEFINE WORK work 3 | -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/ncsim_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/cadence/ncsim_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/mentor/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/mentor/msim_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/mult_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/mult_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/synopsys/vcsmx/synopsys_sim.setup: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/synopsys/vcsmx/synopsys_sim.setup -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/synopsys/vcsmx/vcsmx_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/sim/synopsys/vcsmx/vcsmx_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/ip/mult_float/synth/mult_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/ip/mult_float/synth/mult_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/config.h -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/code/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/code/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/custom_sim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/custom_sim/Makefile -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/custom_sim/vsim_run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/custom_sim/vsim_run.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/fix_sim.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/fix_sim.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/afu.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/afu.qsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/fifo.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/hal.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/filters.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/filters.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_flt.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/mult_flt.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/preferences.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/.qsys_edit/preferences.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float.ip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float.ip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.bsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.cmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.cmp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.csv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.html -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.ppf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qgsimc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qgsimc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qgsynthc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qgsynthc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.qip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.sopcinfo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.sopcinfo -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.spd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.spd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_bb.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_generation.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_generation.rpt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_inst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_inst.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_inst.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/add_float_inst.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/add_float_altera_fp_functions_171_rgz4tay.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/add_float_altera_fp_functions_171_rgz4tay.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/sim/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/add_float_altera_fp_functions_171_rgz4tay.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/add_float_altera_fp_functions_171_rgz4tay.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/altera_fp_functions_171/synth/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/add_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/add_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/aldec/rivierapro_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/aldec/rivierapro_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds_libs/add_float.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds_libs/add_float.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/hdl.var: -------------------------------------------------------------------------------- 1 | 2 | DEFINE WORK work 3 | -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/ncsim_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/cadence/ncsim_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/mentor/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/mentor/msim_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/synopsys/vcsmx/synopsys_sim.setup: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/synopsys/vcsmx/synopsys_sim.setup -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/synopsys/vcsmx/vcsmx_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/sim/synopsys/vcsmx/vcsmx_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/add_float/synth/add_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/add_float/synth/add_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float.ip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float.ip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/mult_float_altera_fp_functions_171_z2kbsra.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/sim/mult_float_altera_fp_functions_171_z2kbsra.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library_package.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/dspba_library_package.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/mult_float_altera_fp_functions_171_z2kbsra.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/altera_fp_functions_171/synth/mult_float_altera_fp_functions_171_z2kbsra.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.bsf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.cmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.cmp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.csv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.html -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.ppf -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qgsimc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qgsimc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qgsynthc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qgsynthc -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.qip -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.sopcinfo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.sopcinfo -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.spd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.spd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float.xml -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_bb.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_generation.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_generation.rpt -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_inst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_inst.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_inst.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/mult_float_inst.vhd -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/aldec/rivierapro_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/aldec/rivierapro_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds_libs/altera_fp_functions_171.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds_libs/mult_float.cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/cds_libs/mult_float.cds.lib -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/hdl.var: -------------------------------------------------------------------------------- 1 | 2 | DEFINE WORK work 3 | -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/ncsim_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/cadence/ncsim_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/mentor/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/mentor/msim_setup.tcl -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/mult_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/mult_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/synopsys/vcsmx/synopsys_sim.setup: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/synopsys/vcsmx/synopsys_sim.setup -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/synopsys/vcsmx/vcsmx_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/sim/synopsys/vcsmx/vcsmx_setup.sh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/ip/mult_float/synth/mult_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/ip/mult_float/synth/mult_float.v -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/pipe_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/pipe_pkg.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/hw/pipeline.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/hw/pipeline.sv -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/config.h -------------------------------------------------------------------------------- /RTL/exercises/float_pipeline/solution/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/float_pipeline/solution/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/README.md -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/code/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/code/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/mmio_add/solution/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_add/solution/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/README.md -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/fib.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/fib.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/code/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/code/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/ccip_interface_reg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/ccip_interface_reg.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/fib.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/fib.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/mmio_fib/solution/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/mmio_fib/solution/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/README.md -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/hal.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/config.h -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/code/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/code/sw/main.cpp -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/afu.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/afu.json -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/afu.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/afu.qsf -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/afu.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/cci_dma.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/cci_dma.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/cci_mpf_app_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/cci_mpf_app_conf.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/cci_mpf_app_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/cci_mpf_app_conf_default.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/csr_mgr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/csr_mgr.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/csr_mgr.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/csr_mgr.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/dma_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/dma_if.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/fifo.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/filelist.txt -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/hal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/hal.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/memory_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/memory_map.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/mmio_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/mmio_if.vh -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/pipeline.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/pipeline.sv -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/hw/vsim_run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/hw/vsim_run.tcl -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/AFU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/AFU.cpp -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/AFU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/AFU.h -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/Makefile -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/common_include.mk -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/config.h -------------------------------------------------------------------------------- /RTL/exercises/simple_pipeline/solution/sw/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/exercises/simple_pipeline/solution/sw/main.cpp -------------------------------------------------------------------------------- /RTL/setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/setup.sh -------------------------------------------------------------------------------- /RTL/setup_a10.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/setup_a10.sh -------------------------------------------------------------------------------- /RTL/setup_s10.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/RTL/setup_s10.sh -------------------------------------------------------------------------------- /SYCL/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/README.md -------------------------------------------------------------------------------- /SYCL/cpp_crash_course.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/cpp_crash_course.pptx -------------------------------------------------------------------------------- /SYCL/examples/accum/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/Makefile -------------------------------------------------------------------------------- /SYCL/examples/accum/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/README.md -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy1_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy1_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy2_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy2_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy3_1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy3_1.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy3_2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy3_2.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy3_3.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy3_3.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy3_4.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy3_4.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy4_1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy4_1.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy4_2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy4_2.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy5.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy5.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy6_1_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy6_1_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy6_2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy6_2.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/accum_strategy6_3.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/accum_strategy6_3.cpp -------------------------------------------------------------------------------- /SYCL/examples/accum/sycl_accumulation.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/accum/sycl_accumulation.pptx -------------------------------------------------------------------------------- /SYCL/examples/fpga_intro/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/fpga_intro/Makefile -------------------------------------------------------------------------------- /SYCL/examples/fpga_intro/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/fpga_intro/README.md -------------------------------------------------------------------------------- /SYCL/examples/fpga_intro/saxpy_pipe.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/fpga_intro/saxpy_pipe.cpp -------------------------------------------------------------------------------- /SYCL/examples/fpga_intro/saxpy_single.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/fpga_intro/saxpy_single.cpp -------------------------------------------------------------------------------- /SYCL/examples/fpga_intro/saxpy_unroll.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/fpga_intro/saxpy_unroll.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/Makefile -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/README.md -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_dynamic1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_dynamic1.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_dynamic2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_dynamic2.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_dynamic3.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_dynamic3.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_static1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_static1.cpp -------------------------------------------------------------------------------- /SYCL/examples/matrix_add/matrix_add_static2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/matrix_add/matrix_add_static2.cpp -------------------------------------------------------------------------------- /SYCL/examples/multi_kernel_saxpy/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/multi_kernel_saxpy/Makefile -------------------------------------------------------------------------------- /SYCL/examples/multi_kernel_saxpy/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/multi_kernel_saxpy/README.md -------------------------------------------------------------------------------- /SYCL/examples/multi_kernel_saxpy/saxpy_multi_device.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/multi_kernel_saxpy/saxpy_multi_device.cpp -------------------------------------------------------------------------------- /SYCL/examples/multi_kernel_saxpy/saxpy_multi_kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/multi_kernel_saxpy/saxpy_multi_kernel.cpp -------------------------------------------------------------------------------- /SYCL/examples/multi_kernel_saxpy/saxpy_scatter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/multi_kernel_saxpy/saxpy_scatter.cpp -------------------------------------------------------------------------------- /SYCL/examples/saxpy/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/saxpy/Makefile -------------------------------------------------------------------------------- /SYCL/examples/saxpy/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/saxpy/README.md -------------------------------------------------------------------------------- /SYCL/examples/saxpy/saxpy_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/saxpy/saxpy_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/saxpy/saxpy_correct.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/saxpy/saxpy_correct.cpp -------------------------------------------------------------------------------- /SYCL/examples/saxpy/saxpy_int.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/saxpy/saxpy_int.cpp -------------------------------------------------------------------------------- /SYCL/examples/usm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/usm/Makefile -------------------------------------------------------------------------------- /SYCL/examples/usm/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/usm/README.md -------------------------------------------------------------------------------- /SYCL/examples/usm/usm_vs_buffers1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/usm/usm_vs_buffers1.cpp -------------------------------------------------------------------------------- /SYCL/examples/usm/usm_vs_buffers2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/usm/usm_vs_buffers2.cpp -------------------------------------------------------------------------------- /SYCL/examples/vector_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/Makefile -------------------------------------------------------------------------------- /SYCL/examples/vector_add/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/README.md -------------------------------------------------------------------------------- /SYCL/examples/vector_add/vector_add1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/vector_add1.cpp -------------------------------------------------------------------------------- /SYCL/examples/vector_add/vector_add2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/vector_add2.cpp -------------------------------------------------------------------------------- /SYCL/examples/vector_add/vector_add_bad.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/vector_add_bad.cpp -------------------------------------------------------------------------------- /SYCL/examples/vector_add/vector_add_terse.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/examples/vector_add/vector_add_terse.cpp -------------------------------------------------------------------------------- /SYCL/opencl_overview.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/SYCL/opencl_overview.pptx -------------------------------------------------------------------------------- /intel_pac_overview.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/intel_pac_overview.pptx -------------------------------------------------------------------------------- /timing/.gitignore: -------------------------------------------------------------------------------- 1 | db/ 2 | incremental_db/ 3 | output_files/ -------------------------------------------------------------------------------- /timing/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/README.md -------------------------------------------------------------------------------- /timing/examples/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/README.md -------------------------------------------------------------------------------- /timing/examples/add_sub/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/README.md -------------------------------------------------------------------------------- /timing/examples/add_sub/add_sub.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/add_sub.qpf -------------------------------------------------------------------------------- /timing/examples/add_sub/add_sub.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/add_sub.qsf -------------------------------------------------------------------------------- /timing/examples/add_sub/add_sub.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/add_sub.sdc -------------------------------------------------------------------------------- /timing/examples/add_sub/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/add_sub/src/add_sub.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/src/add_sub.sv -------------------------------------------------------------------------------- /timing/examples/add_sub/src/add_sub_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/src/add_sub_tb.sv -------------------------------------------------------------------------------- /timing/examples/add_sub/src/add_sub_timing.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/add_sub/src/add_sub_timing.sv -------------------------------------------------------------------------------- /timing/examples/adder_3input/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/README.md -------------------------------------------------------------------------------- /timing/examples/adder_3input/adder_3input.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/adder_3input.pptx -------------------------------------------------------------------------------- /timing/examples/adder_3input/adder_3input.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/adder_3input.qpf -------------------------------------------------------------------------------- /timing/examples/adder_3input/adder_3input.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/adder_3input.qsf -------------------------------------------------------------------------------- /timing/examples/adder_3input/adder_3input.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/adder_3input.sdc -------------------------------------------------------------------------------- /timing/examples/adder_3input/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/adder_3input/src/adder_3input.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/src/adder_3input.sv -------------------------------------------------------------------------------- /timing/examples/adder_3input/src/adder_3input_timing.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/adder_3input/src/adder_3input_timing.sv -------------------------------------------------------------------------------- /timing/examples/count/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/README.md -------------------------------------------------------------------------------- /timing/examples/count/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/count/count.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/count.qpf -------------------------------------------------------------------------------- /timing/examples/count/count.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/count.qsf -------------------------------------------------------------------------------- /timing/examples/count/count.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/count.sdc -------------------------------------------------------------------------------- /timing/examples/count/src/count.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/src/count.sv -------------------------------------------------------------------------------- /timing/examples/count/src/count_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/count/src/count_tb.sv -------------------------------------------------------------------------------- /timing/examples/multicycle_path/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/README.md -------------------------------------------------------------------------------- /timing/examples/multicycle_path/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/multicycle_path/multicycle_path.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/multicycle_path.qpf -------------------------------------------------------------------------------- /timing/examples/multicycle_path/multicycle_path.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/multicycle_path.qsf -------------------------------------------------------------------------------- /timing/examples/multicycle_path/multicycle_path.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/multicycle_path.sdc -------------------------------------------------------------------------------- /timing/examples/multicycle_path/multicycle_paths.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/multicycle_paths.pptx -------------------------------------------------------------------------------- /timing/examples/multicycle_path/src/multicycle_path.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/multicycle_path/src/multicycle_path.sv -------------------------------------------------------------------------------- /timing/examples/register_duplication/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/README.md -------------------------------------------------------------------------------- /timing/examples/register_duplication/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/register_duplication/multiple_add.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/multiple_add.qpf -------------------------------------------------------------------------------- /timing/examples/register_duplication/multiple_add.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/multiple_add.qsf -------------------------------------------------------------------------------- /timing/examples/register_duplication/multiple_add.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/multiple_add.sdc -------------------------------------------------------------------------------- /timing/examples/register_duplication/src/multiple_add.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/register_duplication/src/multiple_add.sv -------------------------------------------------------------------------------- /timing/examples/reset_reduction/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/README.md -------------------------------------------------------------------------------- /timing/examples/reset_reduction/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/reset_reduction/multiple_add.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/multiple_add.qpf -------------------------------------------------------------------------------- /timing/examples/reset_reduction/multiple_add.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/multiple_add.qsf -------------------------------------------------------------------------------- /timing/examples/reset_reduction/multiple_add.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/multiple_add.sdc -------------------------------------------------------------------------------- /timing/examples/reset_reduction/src/multiple_add.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/src/multiple_add.sv -------------------------------------------------------------------------------- /timing/examples/reset_reduction/src/multiple_add_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_reduction/src/multiple_add_tb.sv -------------------------------------------------------------------------------- /timing/examples/reset_tree/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/README.md -------------------------------------------------------------------------------- /timing/examples/reset_tree/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/clean_quartus.sh -------------------------------------------------------------------------------- /timing/examples/reset_tree/replicated_pipeline.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/replicated_pipeline.qpf -------------------------------------------------------------------------------- /timing/examples/reset_tree/replicated_pipeline.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/replicated_pipeline.qsf -------------------------------------------------------------------------------- /timing/examples/reset_tree/replicated_pipeline.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/replicated_pipeline.sdc -------------------------------------------------------------------------------- /timing/examples/reset_tree/src/replicated_pipeline.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/src/replicated_pipeline.sv -------------------------------------------------------------------------------- /timing/examples/reset_tree/src/replicated_pipeline_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/examples/reset_tree/src/replicated_pipeline_tb.sv -------------------------------------------------------------------------------- /timing/exercises/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/README.md -------------------------------------------------------------------------------- /timing/exercises/add_tree/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/README.md -------------------------------------------------------------------------------- /timing/exercises/add_tree/analyzer_tutorial.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/analyzer_tutorial.pptx -------------------------------------------------------------------------------- /timing/exercises/add_tree/code/add_tree.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/code/add_tree.qpf -------------------------------------------------------------------------------- /timing/exercises/add_tree/code/add_tree.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/code/add_tree.qsf -------------------------------------------------------------------------------- /timing/exercises/add_tree/code/add_tree.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/code/add_tree.sdc -------------------------------------------------------------------------------- /timing/exercises/add_tree/code/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/code/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/add_tree/code/src/add_tree.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/code/src/add_tree.sv -------------------------------------------------------------------------------- /timing/exercises/add_tree/solution/add_tree.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/solution/add_tree.qpf -------------------------------------------------------------------------------- /timing/exercises/add_tree/solution/add_tree.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/solution/add_tree.qsf -------------------------------------------------------------------------------- /timing/exercises/add_tree/solution/add_tree.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/solution/add_tree.sdc -------------------------------------------------------------------------------- /timing/exercises/add_tree/solution/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/solution/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/add_tree/solution/src/add_tree.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/add_tree/solution/src/add_tree.sv -------------------------------------------------------------------------------- /timing/exercises/fanout/high_fanout_add.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/fanout/high_fanout_add.sv -------------------------------------------------------------------------------- /timing/exercises/timer/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/README.md -------------------------------------------------------------------------------- /timing/exercises/timer/code/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/code/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/timer/code/src/timer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/code/src/timer.sv -------------------------------------------------------------------------------- /timing/exercises/timer/code/timer.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/code/timer.qpf -------------------------------------------------------------------------------- /timing/exercises/timer/code/timer.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/code/timer.qsf -------------------------------------------------------------------------------- /timing/exercises/timer/code/timer.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/code/timer.sdc -------------------------------------------------------------------------------- /timing/exercises/timer/solution/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/solution/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/timer/solution/src/timer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/solution/src/timer.sv -------------------------------------------------------------------------------- /timing/exercises/timer/solution/timer.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/solution/timer.qpf -------------------------------------------------------------------------------- /timing/exercises/timer/solution/timer.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/solution/timer.qsf -------------------------------------------------------------------------------- /timing/exercises/timer/solution/timer.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/solution/timer.sdc -------------------------------------------------------------------------------- /timing/exercises/timer/timer.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer/timer.pptx -------------------------------------------------------------------------------- /timing/exercises/timer2/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/README.md -------------------------------------------------------------------------------- /timing/exercises/timer2/code/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/code/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/timer2/code/timer.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/code/timer.qpf -------------------------------------------------------------------------------- /timing/exercises/timer2/code/timer.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/code/timer.qsf -------------------------------------------------------------------------------- /timing/exercises/timer2/code/timer.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/code/timer.sdc -------------------------------------------------------------------------------- /timing/exercises/timer2/solution/clean_quartus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/solution/clean_quartus.sh -------------------------------------------------------------------------------- /timing/exercises/timer2/solution/src/timer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/solution/src/timer.sv -------------------------------------------------------------------------------- /timing/exercises/timer2/solution/timer.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/solution/timer.qpf -------------------------------------------------------------------------------- /timing/exercises/timer2/solution/timer.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/solution/timer.qsf -------------------------------------------------------------------------------- /timing/exercises/timer2/solution/timer.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/exercises/timer2/solution/timer.sdc -------------------------------------------------------------------------------- /timing/timing_background.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/timing_background.pptx -------------------------------------------------------------------------------- /timing/timing_opt.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ARC-Lab-UF/intel-training-modules/HEAD/timing/timing_opt.pptx --------------------------------------------------------------------------------