├── README.md ├── doc └── microcode.md ├── generic ├── README.md ├── abh.v ├── abl.v ├── alu.v ├── cpu.v ├── ctl.v ├── fsm │ ├── README.md │ └── ctl.v ├── microcode.hex ├── microcode.v └── regfile.v └── spartan6 ├── README.md ├── abh.v ├── abl.v ├── add8_2.v ├── add8_2b.v ├── add8_3.v ├── add8_3x.v ├── alu.v ├── bootrom.v ├── cpu.v ├── ctl.v ├── inc8.v ├── microcode.hex ├── microcode.v ├── microcode_init.v ├── mux8_3.v ├── reg8.v ├── regfile.v └── sim ├── CARRY4.v ├── FDRE.v ├── LUT2.v ├── LUT3.v ├── LUT4.v ├── LUT5.v ├── LUT6.v ├── RAM32M.v └── RAMB16BWER.v /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/README.md -------------------------------------------------------------------------------- /doc/microcode.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/doc/microcode.md -------------------------------------------------------------------------------- /generic/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/README.md -------------------------------------------------------------------------------- /generic/abh.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/abh.v -------------------------------------------------------------------------------- /generic/abl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/abl.v -------------------------------------------------------------------------------- /generic/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/alu.v -------------------------------------------------------------------------------- /generic/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/cpu.v -------------------------------------------------------------------------------- /generic/ctl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/ctl.v -------------------------------------------------------------------------------- /generic/fsm/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/fsm/README.md -------------------------------------------------------------------------------- /generic/fsm/ctl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/fsm/ctl.v -------------------------------------------------------------------------------- /generic/microcode.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/microcode.hex -------------------------------------------------------------------------------- /generic/microcode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/microcode.v -------------------------------------------------------------------------------- /generic/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/generic/regfile.v -------------------------------------------------------------------------------- /spartan6/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/README.md -------------------------------------------------------------------------------- /spartan6/abh.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/abh.v -------------------------------------------------------------------------------- /spartan6/abl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/abl.v -------------------------------------------------------------------------------- /spartan6/add8_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/add8_2.v -------------------------------------------------------------------------------- /spartan6/add8_2b.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/add8_2b.v -------------------------------------------------------------------------------- /spartan6/add8_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/add8_3.v -------------------------------------------------------------------------------- /spartan6/add8_3x.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/add8_3x.v -------------------------------------------------------------------------------- /spartan6/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/alu.v -------------------------------------------------------------------------------- /spartan6/bootrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/bootrom.v -------------------------------------------------------------------------------- /spartan6/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/cpu.v -------------------------------------------------------------------------------- /spartan6/ctl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/ctl.v -------------------------------------------------------------------------------- /spartan6/inc8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/inc8.v -------------------------------------------------------------------------------- /spartan6/microcode.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/microcode.hex -------------------------------------------------------------------------------- /spartan6/microcode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/microcode.v -------------------------------------------------------------------------------- /spartan6/microcode_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/microcode_init.v -------------------------------------------------------------------------------- /spartan6/mux8_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/mux8_3.v -------------------------------------------------------------------------------- /spartan6/reg8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/reg8.v -------------------------------------------------------------------------------- /spartan6/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/regfile.v -------------------------------------------------------------------------------- /spartan6/sim/CARRY4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/CARRY4.v -------------------------------------------------------------------------------- /spartan6/sim/FDRE.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/FDRE.v -------------------------------------------------------------------------------- /spartan6/sim/LUT2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/LUT2.v -------------------------------------------------------------------------------- /spartan6/sim/LUT3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/LUT3.v -------------------------------------------------------------------------------- /spartan6/sim/LUT4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/LUT4.v -------------------------------------------------------------------------------- /spartan6/sim/LUT5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/LUT5.v -------------------------------------------------------------------------------- /spartan6/sim/LUT6.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/LUT6.v -------------------------------------------------------------------------------- /spartan6/sim/RAM32M.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/RAM32M.v -------------------------------------------------------------------------------- /spartan6/sim/RAMB16BWER.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Arlet/verilog-65C02-microcode/HEAD/spartan6/sim/RAMB16BWER.v --------------------------------------------------------------------------------