├── .github └── FUNDING.yml ├── .gitignore ├── LICENSE ├── README.md ├── Templates ├── Makefile ├── README.md ├── controller.v ├── controller_tb.v ├── controller_tb.vcd ├── filter.v ├── gaussian.v ├── slave_1.v ├── slave_1_tb.v └── slave_1_tb.vcd ├── design ├── Controller.v ├── Grayscaler.v ├── README.md ├── RWM_1.v ├── RWM_2.v ├── camera.v ├── descriptor.v ├── display.v ├── filter5x5.v ├── image.v ├── image2.v ├── keypoints.v ├── matcher.v ├── sobel_filter.v └── stitcher.v ├── doc ├── 1.pdf ├── 2.pdf ├── 3.pdf ├── 4.pdf ├── 5.pdf ├── 6.pdf ├── 7.pdf └── 8.pdf ├── img ├── Diagram0.png ├── Diagram1.png ├── Diagram3.png ├── Diagram4.png ├── Diagram5.png ├── Diagram6.png ├── Diagram7.png ├── Diagram8.png ├── Final1.jpg ├── Keypointoverlay.png ├── LayerCheck0.jpg ├── OUT2.jpg ├── System Design.jpg └── logo.png ├── make └── Makefile ├── outfiles ├── FILTER ├── Gaussian ├── display ├── image ├── interface └── output.bin ├── res ├── CV2SIFT.jpg ├── DIFF1.jpg ├── DIFF2.jpg ├── DIFF3.jpg ├── FILTEROUT3.jpg ├── FILTEROUT5.jpg ├── FILTEROUT6.jpg ├── FILTEROUT7.jpg ├── FilterOut3.jpg ├── FilterOut5.jpg ├── FilterOut7.jpg ├── FilterOut9.jpg ├── Final.jpg ├── Final1.jpg ├── Final2.jpg ├── Grayscale-Out.jpg ├── KEYPOINTS1.jpg ├── KEYPOINTS2.jpg ├── KEYPOINTS3.jpg ├── KEYPOINTS4.jpg ├── KEYPOINTS5.jpg ├── KEYPOINTS6.jpg ├── OUT.jpg ├── OUT1.jpg ├── OUT2.jpg ├── Out.jpg ├── SIGMA_1_6.jpg ├── SIGMA_2_26.jpg ├── SIGMA_3_2.jpg ├── SIGMA_4_5.jpg ├── SOBEL.jpg ├── SOBEL1.jpg ├── SOBEL_X.jpg ├── SOBEL_Y.jpg ├── STITCH1.jpg ├── SUBKEYPOINTS1.jpg ├── data.txt ├── data1.txt ├── data2.txt ├── hexToImage.py ├── imageToHex.py ├── left.jpg ├── left.txt ├── out.txt ├── random.jpg ├── right.jpg ├── right.txt └── sift.py ├── testbenches ├── BRWM_tb.v ├── README.md ├── display_tb.v ├── filter5x5_tb.v ├── image_tb.v ├── interface.v ├── interface_tb.v ├── top.v ├── top_tb.v └── video_stitcher_tb.v └── vcd ├── BRWM_tb.vcd ├── README.md ├── filter5x5.vcd ├── image.vcd └── video_stitcher_tb.vcd /.github/FUNDING.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/.github/FUNDING.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | vcd/interface_tb.vcd 2 | tree.sh 3 | -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/README.md -------------------------------------------------------------------------------- /Templates/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/Makefile -------------------------------------------------------------------------------- /Templates/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/README.md -------------------------------------------------------------------------------- /Templates/controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/controller.v -------------------------------------------------------------------------------- /Templates/controller_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/controller_tb.v -------------------------------------------------------------------------------- /Templates/controller_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/controller_tb.vcd -------------------------------------------------------------------------------- /Templates/filter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/filter.v -------------------------------------------------------------------------------- /Templates/gaussian.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/gaussian.v -------------------------------------------------------------------------------- /Templates/slave_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/slave_1.v -------------------------------------------------------------------------------- /Templates/slave_1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/slave_1_tb.v -------------------------------------------------------------------------------- /Templates/slave_1_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/Templates/slave_1_tb.vcd -------------------------------------------------------------------------------- /design/Controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/Controller.v -------------------------------------------------------------------------------- /design/Grayscaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/Grayscaler.v -------------------------------------------------------------------------------- /design/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/README.md -------------------------------------------------------------------------------- /design/RWM_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/RWM_1.v -------------------------------------------------------------------------------- /design/RWM_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/RWM_2.v -------------------------------------------------------------------------------- /design/camera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/camera.v -------------------------------------------------------------------------------- /design/descriptor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/descriptor.v -------------------------------------------------------------------------------- /design/display.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/display.v -------------------------------------------------------------------------------- /design/filter5x5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/filter5x5.v -------------------------------------------------------------------------------- /design/image.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/image.v -------------------------------------------------------------------------------- /design/image2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/image2.v -------------------------------------------------------------------------------- /design/keypoints.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/keypoints.v -------------------------------------------------------------------------------- /design/matcher.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/matcher.v -------------------------------------------------------------------------------- /design/sobel_filter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/sobel_filter.v -------------------------------------------------------------------------------- /design/stitcher.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/design/stitcher.v -------------------------------------------------------------------------------- /doc/1.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/1.pdf -------------------------------------------------------------------------------- /doc/2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/2.pdf -------------------------------------------------------------------------------- /doc/3.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/3.pdf -------------------------------------------------------------------------------- /doc/4.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/4.pdf -------------------------------------------------------------------------------- /doc/5.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/5.pdf -------------------------------------------------------------------------------- /doc/6.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/6.pdf -------------------------------------------------------------------------------- /doc/7.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/7.pdf -------------------------------------------------------------------------------- /doc/8.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/doc/8.pdf -------------------------------------------------------------------------------- /img/Diagram0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram0.png -------------------------------------------------------------------------------- /img/Diagram1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram1.png -------------------------------------------------------------------------------- /img/Diagram3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram3.png -------------------------------------------------------------------------------- /img/Diagram4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram4.png -------------------------------------------------------------------------------- /img/Diagram5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram5.png -------------------------------------------------------------------------------- /img/Diagram6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram6.png -------------------------------------------------------------------------------- /img/Diagram7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram7.png -------------------------------------------------------------------------------- /img/Diagram8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Diagram8.png -------------------------------------------------------------------------------- /img/Final1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Final1.jpg -------------------------------------------------------------------------------- /img/Keypointoverlay.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/Keypointoverlay.png -------------------------------------------------------------------------------- /img/LayerCheck0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/LayerCheck0.jpg -------------------------------------------------------------------------------- /img/OUT2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/OUT2.jpg -------------------------------------------------------------------------------- /img/System Design.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/System Design.jpg -------------------------------------------------------------------------------- /img/logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/img/logo.png -------------------------------------------------------------------------------- /make/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/make/Makefile -------------------------------------------------------------------------------- /outfiles/FILTER: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/FILTER -------------------------------------------------------------------------------- /outfiles/Gaussian: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/Gaussian -------------------------------------------------------------------------------- /outfiles/display: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/display -------------------------------------------------------------------------------- /outfiles/image: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/image -------------------------------------------------------------------------------- /outfiles/interface: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/interface -------------------------------------------------------------------------------- /outfiles/output.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/outfiles/output.bin -------------------------------------------------------------------------------- /res/CV2SIFT.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/CV2SIFT.jpg -------------------------------------------------------------------------------- /res/DIFF1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/DIFF1.jpg -------------------------------------------------------------------------------- /res/DIFF2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/DIFF2.jpg -------------------------------------------------------------------------------- /res/DIFF3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/DIFF3.jpg -------------------------------------------------------------------------------- /res/FILTEROUT3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FILTEROUT3.jpg -------------------------------------------------------------------------------- /res/FILTEROUT5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FILTEROUT5.jpg -------------------------------------------------------------------------------- /res/FILTEROUT6.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FILTEROUT6.jpg -------------------------------------------------------------------------------- /res/FILTEROUT7.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FILTEROUT7.jpg -------------------------------------------------------------------------------- /res/FilterOut3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FilterOut3.jpg -------------------------------------------------------------------------------- /res/FilterOut5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FilterOut5.jpg -------------------------------------------------------------------------------- /res/FilterOut7.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FilterOut7.jpg -------------------------------------------------------------------------------- /res/FilterOut9.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/FilterOut9.jpg -------------------------------------------------------------------------------- /res/Final.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/Final.jpg -------------------------------------------------------------------------------- /res/Final1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/Final1.jpg -------------------------------------------------------------------------------- /res/Final2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/Final2.jpg -------------------------------------------------------------------------------- /res/Grayscale-Out.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/Grayscale-Out.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS1.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS2.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS3.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS4.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS4.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS5.jpg -------------------------------------------------------------------------------- /res/KEYPOINTS6.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/KEYPOINTS6.jpg -------------------------------------------------------------------------------- /res/OUT.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/OUT.jpg -------------------------------------------------------------------------------- /res/OUT1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/OUT1.jpg -------------------------------------------------------------------------------- /res/OUT2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/OUT2.jpg -------------------------------------------------------------------------------- /res/Out.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/Out.jpg -------------------------------------------------------------------------------- /res/SIGMA_1_6.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SIGMA_1_6.jpg -------------------------------------------------------------------------------- /res/SIGMA_2_26.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SIGMA_2_26.jpg -------------------------------------------------------------------------------- /res/SIGMA_3_2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SIGMA_3_2.jpg -------------------------------------------------------------------------------- /res/SIGMA_4_5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SIGMA_4_5.jpg -------------------------------------------------------------------------------- /res/SOBEL.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SOBEL.jpg -------------------------------------------------------------------------------- /res/SOBEL1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SOBEL1.jpg -------------------------------------------------------------------------------- /res/SOBEL_X.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SOBEL_X.jpg -------------------------------------------------------------------------------- /res/SOBEL_Y.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SOBEL_Y.jpg -------------------------------------------------------------------------------- /res/STITCH1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/STITCH1.jpg -------------------------------------------------------------------------------- /res/SUBKEYPOINTS1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/SUBKEYPOINTS1.jpg -------------------------------------------------------------------------------- /res/data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/data.txt -------------------------------------------------------------------------------- /res/data1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/data1.txt -------------------------------------------------------------------------------- /res/data2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/data2.txt -------------------------------------------------------------------------------- /res/hexToImage.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/hexToImage.py -------------------------------------------------------------------------------- /res/imageToHex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/imageToHex.py -------------------------------------------------------------------------------- /res/left.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/left.jpg -------------------------------------------------------------------------------- /res/left.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/left.txt -------------------------------------------------------------------------------- /res/out.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/out.txt -------------------------------------------------------------------------------- /res/random.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/random.jpg -------------------------------------------------------------------------------- /res/right.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/right.jpg -------------------------------------------------------------------------------- /res/right.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/right.txt -------------------------------------------------------------------------------- /res/sift.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/res/sift.py -------------------------------------------------------------------------------- /testbenches/BRWM_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/BRWM_tb.v -------------------------------------------------------------------------------- /testbenches/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/README.md -------------------------------------------------------------------------------- /testbenches/display_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/display_tb.v -------------------------------------------------------------------------------- /testbenches/filter5x5_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/filter5x5_tb.v -------------------------------------------------------------------------------- /testbenches/image_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/image_tb.v -------------------------------------------------------------------------------- /testbenches/interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/interface.v -------------------------------------------------------------------------------- /testbenches/interface_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/interface_tb.v -------------------------------------------------------------------------------- /testbenches/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/top.v -------------------------------------------------------------------------------- /testbenches/top_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/top_tb.v -------------------------------------------------------------------------------- /testbenches/video_stitcher_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/testbenches/video_stitcher_tb.v -------------------------------------------------------------------------------- /vcd/BRWM_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/vcd/BRWM_tb.vcd -------------------------------------------------------------------------------- /vcd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/vcd/README.md -------------------------------------------------------------------------------- /vcd/filter5x5.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/vcd/filter5x5.vcd -------------------------------------------------------------------------------- /vcd/image.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/vcd/image.vcd -------------------------------------------------------------------------------- /vcd/video_stitcher_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/AugustinJose1221/FPGA-Build/HEAD/vcd/video_stitcher_tb.vcd --------------------------------------------------------------------------------