├── README.md ├── Report ├── lab3.pdf ├── lab4.pdf ├── lab5.pdf ├── lab6.pdf ├── lab7.pdf ├── lab8.pdf └── lab9.pdf ├── exp10 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp11 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp12 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp13 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp14 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp15 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── bridge_sram_axi.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_core.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp16 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── bridge_sram_axi.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_core.v ├── mycpu_top.v ├── regfile.v ├── tlb.v └── tools.v ├── exp17 └── tlb.v ├── exp18 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── bridge_sram_axi.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_core.v ├── mycpu_top.v ├── regfile.v ├── tlb.v └── tools.v ├── exp19 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── bridge_sram_axi.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_core.v ├── mycpu_top.v ├── regfile.v ├── tlb.v └── tools.v ├── exp20 └── cache.v ├── exp21 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── bridge_sram_axi.v ├── cache.v ├── csr.v ├── div.v ├── macro.h ├── mul.v ├── mycpu_core.v ├── mycpu_top.v ├── regfile.v ├── tlb.v └── tools.v ├── exp6 ├── alu.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp7 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── mycpu_top.v ├── regfile.v └── tools.v ├── exp8 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── macro.h ├── mycpu_top.v ├── regfile.v └── tools.v └── exp9 ├── EXEreg.v ├── IDreg.v ├── IFreg.v ├── MEMreg.v ├── WBreg.v ├── alu.v ├── macro.h ├── mycpu_top.v ├── regfile.v └── tools.v /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/README.md -------------------------------------------------------------------------------- /Report/lab3.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab3.pdf -------------------------------------------------------------------------------- /Report/lab4.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab4.pdf -------------------------------------------------------------------------------- /Report/lab5.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab5.pdf -------------------------------------------------------------------------------- /Report/lab6.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab6.pdf -------------------------------------------------------------------------------- /Report/lab7.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab7.pdf -------------------------------------------------------------------------------- /Report/lab8.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab8.pdf -------------------------------------------------------------------------------- /Report/lab9.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/Report/lab9.pdf -------------------------------------------------------------------------------- /exp10/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/EXEreg.v -------------------------------------------------------------------------------- /exp10/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/IDreg.v -------------------------------------------------------------------------------- /exp10/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/IFreg.v -------------------------------------------------------------------------------- /exp10/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/MEMreg.v -------------------------------------------------------------------------------- /exp10/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/WBreg.v -------------------------------------------------------------------------------- /exp10/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/alu.v -------------------------------------------------------------------------------- /exp10/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/div.v -------------------------------------------------------------------------------- /exp10/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/macro.h -------------------------------------------------------------------------------- /exp10/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/mul.v -------------------------------------------------------------------------------- /exp10/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/mycpu_top.v -------------------------------------------------------------------------------- /exp10/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/regfile.v -------------------------------------------------------------------------------- /exp10/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp10/tools.v -------------------------------------------------------------------------------- /exp11/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/EXEreg.v -------------------------------------------------------------------------------- /exp11/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/IDreg.v -------------------------------------------------------------------------------- /exp11/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/IFreg.v -------------------------------------------------------------------------------- /exp11/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/MEMreg.v -------------------------------------------------------------------------------- /exp11/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/WBreg.v -------------------------------------------------------------------------------- /exp11/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/alu.v -------------------------------------------------------------------------------- /exp11/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/div.v -------------------------------------------------------------------------------- /exp11/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/macro.h -------------------------------------------------------------------------------- /exp11/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/mul.v -------------------------------------------------------------------------------- /exp11/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/mycpu_top.v -------------------------------------------------------------------------------- /exp11/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/regfile.v -------------------------------------------------------------------------------- /exp11/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp11/tools.v -------------------------------------------------------------------------------- /exp12/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/EXEreg.v -------------------------------------------------------------------------------- /exp12/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/IDreg.v -------------------------------------------------------------------------------- /exp12/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/IFreg.v -------------------------------------------------------------------------------- /exp12/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/MEMreg.v -------------------------------------------------------------------------------- /exp12/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/WBreg.v -------------------------------------------------------------------------------- /exp12/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/alu.v -------------------------------------------------------------------------------- /exp12/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/csr.v -------------------------------------------------------------------------------- /exp12/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/div.v -------------------------------------------------------------------------------- /exp12/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/macro.h -------------------------------------------------------------------------------- /exp12/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/mul.v -------------------------------------------------------------------------------- /exp12/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/mycpu_top.v -------------------------------------------------------------------------------- /exp12/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/regfile.v -------------------------------------------------------------------------------- /exp12/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp12/tools.v -------------------------------------------------------------------------------- /exp13/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/EXEreg.v -------------------------------------------------------------------------------- /exp13/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/IDreg.v -------------------------------------------------------------------------------- /exp13/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/IFreg.v -------------------------------------------------------------------------------- /exp13/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/MEMreg.v -------------------------------------------------------------------------------- /exp13/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/WBreg.v -------------------------------------------------------------------------------- /exp13/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/alu.v -------------------------------------------------------------------------------- /exp13/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/csr.v -------------------------------------------------------------------------------- /exp13/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/div.v -------------------------------------------------------------------------------- /exp13/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/macro.h -------------------------------------------------------------------------------- /exp13/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/mul.v -------------------------------------------------------------------------------- /exp13/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/mycpu_top.v -------------------------------------------------------------------------------- /exp13/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/regfile.v -------------------------------------------------------------------------------- /exp13/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp13/tools.v -------------------------------------------------------------------------------- /exp14/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/EXEreg.v -------------------------------------------------------------------------------- /exp14/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/IDreg.v -------------------------------------------------------------------------------- /exp14/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/IFreg.v -------------------------------------------------------------------------------- /exp14/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/MEMreg.v -------------------------------------------------------------------------------- /exp14/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/WBreg.v -------------------------------------------------------------------------------- /exp14/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/alu.v -------------------------------------------------------------------------------- /exp14/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/csr.v -------------------------------------------------------------------------------- /exp14/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/div.v -------------------------------------------------------------------------------- /exp14/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/macro.h -------------------------------------------------------------------------------- /exp14/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/mul.v -------------------------------------------------------------------------------- /exp14/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/mycpu_top.v -------------------------------------------------------------------------------- /exp14/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/regfile.v -------------------------------------------------------------------------------- /exp14/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp14/tools.v -------------------------------------------------------------------------------- /exp15/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/EXEreg.v -------------------------------------------------------------------------------- /exp15/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/IDreg.v -------------------------------------------------------------------------------- /exp15/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/IFreg.v -------------------------------------------------------------------------------- /exp15/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/MEMreg.v -------------------------------------------------------------------------------- /exp15/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/WBreg.v -------------------------------------------------------------------------------- /exp15/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/alu.v -------------------------------------------------------------------------------- /exp15/bridge_sram_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/bridge_sram_axi.v -------------------------------------------------------------------------------- /exp15/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/csr.v -------------------------------------------------------------------------------- /exp15/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/div.v -------------------------------------------------------------------------------- /exp15/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/macro.h -------------------------------------------------------------------------------- /exp15/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/mul.v -------------------------------------------------------------------------------- /exp15/mycpu_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/mycpu_core.v -------------------------------------------------------------------------------- /exp15/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/mycpu_top.v -------------------------------------------------------------------------------- /exp15/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/regfile.v -------------------------------------------------------------------------------- /exp15/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp15/tools.v -------------------------------------------------------------------------------- /exp16/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/EXEreg.v -------------------------------------------------------------------------------- /exp16/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/IDreg.v -------------------------------------------------------------------------------- /exp16/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/IFreg.v -------------------------------------------------------------------------------- /exp16/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/MEMreg.v -------------------------------------------------------------------------------- /exp16/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/WBreg.v -------------------------------------------------------------------------------- /exp16/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/alu.v -------------------------------------------------------------------------------- /exp16/bridge_sram_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/bridge_sram_axi.v -------------------------------------------------------------------------------- /exp16/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/csr.v -------------------------------------------------------------------------------- /exp16/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/div.v -------------------------------------------------------------------------------- /exp16/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/macro.h -------------------------------------------------------------------------------- /exp16/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/mul.v -------------------------------------------------------------------------------- /exp16/mycpu_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/mycpu_core.v -------------------------------------------------------------------------------- /exp16/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/mycpu_top.v -------------------------------------------------------------------------------- /exp16/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/regfile.v -------------------------------------------------------------------------------- /exp16/tlb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/tlb.v -------------------------------------------------------------------------------- /exp16/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp16/tools.v -------------------------------------------------------------------------------- /exp17/tlb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp17/tlb.v -------------------------------------------------------------------------------- /exp18/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/EXEreg.v -------------------------------------------------------------------------------- /exp18/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/IDreg.v -------------------------------------------------------------------------------- /exp18/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/IFreg.v -------------------------------------------------------------------------------- /exp18/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/MEMreg.v -------------------------------------------------------------------------------- /exp18/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/WBreg.v -------------------------------------------------------------------------------- /exp18/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/alu.v -------------------------------------------------------------------------------- /exp18/bridge_sram_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/bridge_sram_axi.v -------------------------------------------------------------------------------- /exp18/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/csr.v -------------------------------------------------------------------------------- /exp18/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/div.v -------------------------------------------------------------------------------- /exp18/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/macro.h -------------------------------------------------------------------------------- /exp18/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/mul.v -------------------------------------------------------------------------------- /exp18/mycpu_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/mycpu_core.v -------------------------------------------------------------------------------- /exp18/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/mycpu_top.v -------------------------------------------------------------------------------- /exp18/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/regfile.v -------------------------------------------------------------------------------- /exp18/tlb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/tlb.v -------------------------------------------------------------------------------- /exp18/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp18/tools.v -------------------------------------------------------------------------------- /exp19/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/EXEreg.v -------------------------------------------------------------------------------- /exp19/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/IDreg.v -------------------------------------------------------------------------------- /exp19/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/IFreg.v -------------------------------------------------------------------------------- /exp19/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/MEMreg.v -------------------------------------------------------------------------------- /exp19/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/WBreg.v -------------------------------------------------------------------------------- /exp19/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/alu.v -------------------------------------------------------------------------------- /exp19/bridge_sram_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/bridge_sram_axi.v -------------------------------------------------------------------------------- /exp19/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/csr.v -------------------------------------------------------------------------------- /exp19/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/div.v -------------------------------------------------------------------------------- /exp19/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/macro.h -------------------------------------------------------------------------------- /exp19/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/mul.v -------------------------------------------------------------------------------- /exp19/mycpu_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/mycpu_core.v -------------------------------------------------------------------------------- /exp19/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/mycpu_top.v -------------------------------------------------------------------------------- /exp19/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/regfile.v -------------------------------------------------------------------------------- /exp19/tlb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/tlb.v -------------------------------------------------------------------------------- /exp19/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp19/tools.v -------------------------------------------------------------------------------- /exp20/cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp20/cache.v -------------------------------------------------------------------------------- /exp21/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/EXEreg.v -------------------------------------------------------------------------------- /exp21/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/IDreg.v -------------------------------------------------------------------------------- /exp21/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/IFreg.v -------------------------------------------------------------------------------- /exp21/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/MEMreg.v -------------------------------------------------------------------------------- /exp21/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/WBreg.v -------------------------------------------------------------------------------- /exp21/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/alu.v -------------------------------------------------------------------------------- /exp21/bridge_sram_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/bridge_sram_axi.v -------------------------------------------------------------------------------- /exp21/cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/cache.v -------------------------------------------------------------------------------- /exp21/csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/csr.v -------------------------------------------------------------------------------- /exp21/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/div.v -------------------------------------------------------------------------------- /exp21/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/macro.h -------------------------------------------------------------------------------- /exp21/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/mul.v -------------------------------------------------------------------------------- /exp21/mycpu_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/mycpu_core.v -------------------------------------------------------------------------------- /exp21/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/mycpu_top.v -------------------------------------------------------------------------------- /exp21/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/regfile.v -------------------------------------------------------------------------------- /exp21/tlb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/tlb.v -------------------------------------------------------------------------------- /exp21/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp21/tools.v -------------------------------------------------------------------------------- /exp6/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp6/alu.v -------------------------------------------------------------------------------- /exp6/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp6/mycpu_top.v -------------------------------------------------------------------------------- /exp6/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp6/regfile.v -------------------------------------------------------------------------------- /exp6/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp6/tools.v -------------------------------------------------------------------------------- /exp7/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/EXEreg.v -------------------------------------------------------------------------------- /exp7/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/IDreg.v -------------------------------------------------------------------------------- /exp7/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/IFreg.v -------------------------------------------------------------------------------- /exp7/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/MEMreg.v -------------------------------------------------------------------------------- /exp7/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/WBreg.v -------------------------------------------------------------------------------- /exp7/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/alu.v -------------------------------------------------------------------------------- /exp7/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/mycpu_top.v -------------------------------------------------------------------------------- /exp7/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/regfile.v -------------------------------------------------------------------------------- /exp7/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp7/tools.v -------------------------------------------------------------------------------- /exp8/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/EXEreg.v -------------------------------------------------------------------------------- /exp8/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/IDreg.v -------------------------------------------------------------------------------- /exp8/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/IFreg.v -------------------------------------------------------------------------------- /exp8/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/MEMreg.v -------------------------------------------------------------------------------- /exp8/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/WBreg.v -------------------------------------------------------------------------------- /exp8/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/alu.v -------------------------------------------------------------------------------- /exp8/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/macro.h -------------------------------------------------------------------------------- /exp8/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/mycpu_top.v -------------------------------------------------------------------------------- /exp8/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/regfile.v -------------------------------------------------------------------------------- /exp8/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp8/tools.v -------------------------------------------------------------------------------- /exp9/EXEreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/EXEreg.v -------------------------------------------------------------------------------- /exp9/IDreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/IDreg.v -------------------------------------------------------------------------------- /exp9/IFreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/IFreg.v -------------------------------------------------------------------------------- /exp9/MEMreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/MEMreg.v -------------------------------------------------------------------------------- /exp9/WBreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/WBreg.v -------------------------------------------------------------------------------- /exp9/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/alu.v -------------------------------------------------------------------------------- /exp9/macro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/macro.h -------------------------------------------------------------------------------- /exp9/mycpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/mycpu_top.v -------------------------------------------------------------------------------- /exp9/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/regfile.v -------------------------------------------------------------------------------- /exp9/tools.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Cassie-Lim/CAlab/HEAD/exp9/tools.v --------------------------------------------------------------------------------