├── .gitignore ├── LICENSE ├── README.md ├── nysa-path.py └── verilog ├── axi ├── axi_defines.v ├── interconnect │ ├── axi_interconnect.v │ ├── generate_axi_interconnect.py │ └── interconnect_2port.json ├── master │ ├── README.md │ ├── axi_lite_master.v │ ├── axi_master.v │ └── test │ │ ├── axi_lite_master │ │ ├── Makefile │ │ ├── am_state.txt │ │ ├── axi_master_if.py │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ │ └── axi_master │ │ ├── Makefile │ │ ├── am_state.txt │ │ ├── axi_master_if.py │ │ ├── ppfifo_driver.py │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw └── slave │ ├── axi_lite_demo │ ├── cocotb │ │ ├── Makefile │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ └── rtl │ │ └── axi_lite_demo.v │ ├── axi_lite_i2c │ ├── cocotb │ │ ├── Makefile │ │ ├── driver.py │ │ ├── i2c.py │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ └── rtl │ │ ├── axi_lite_i2c.v │ │ ├── i2c_master_bit_ctrl.v │ │ ├── i2c_master_byte_ctrl.v │ │ ├── i2c_master_defines.v │ │ └── i2c_master_top.v │ ├── axi_nes │ ├── cocotb │ │ ├── Makefile │ │ ├── nes_hci_driver.py │ │ ├── nestest.nes │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ └── rtl │ │ ├── axi_nes.v │ │ ├── cart │ │ └── cart.v │ │ ├── cmn │ │ ├── block_ram │ │ │ ├── dual_port_ram_sync.v │ │ │ └── single_port_ram_sync.v │ │ ├── fifo │ │ │ └── fifo.v │ │ └── vga_sync │ │ │ └── vga_sync.v │ │ ├── cpu │ │ ├── apu │ │ │ ├── apu.v │ │ │ ├── apu_div.v │ │ │ ├── apu_envelope_generator.v │ │ │ ├── apu_frame_counter.v │ │ │ ├── apu_length_counter.v │ │ │ ├── apu_mixer.v │ │ │ ├── apu_noise.v │ │ │ ├── apu_pulse.v │ │ │ └── apu_triangle.v │ │ ├── cpu.v │ │ ├── jp.v │ │ ├── rp2a03.v │ │ └── sprdma.v │ │ ├── hci │ │ └── hci_back.v │ │ ├── image_to_block_fifo.v │ │ ├── nes_clkgen.v │ │ ├── nes_hci.v │ │ ├── nes_top.v │ │ ├── ppu │ │ ├── ppu.v │ │ ├── ppu_bg.v │ │ ├── ppu_ri.v │ │ ├── ppu_spr.v │ │ ├── ppu_vga.v │ │ ├── rgb_generator.v │ │ └── rgb_vga_generator.v │ │ ├── vram.v │ │ ├── wb_fpga_nes.v │ │ └── wram.v │ ├── axi_on_screen_display │ ├── cocotb │ │ ├── Makefile │ │ ├── cb_in_state.txt │ │ ├── cb_out_state.txt │ │ ├── console_osd.txt │ │ ├── fontdata.easy_read.mem │ │ ├── fontdata.mem │ │ ├── fontdata.mif │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ ├── video_out_bus.py │ │ └── waveforms.gtkw │ └── rtl │ │ ├── axi_on_screen_display.v │ │ ├── char_defines.v │ │ ├── character_buffer.v │ │ ├── console_osd.v │ │ └── fontdata.mif │ ├── axi_pmod_tft │ ├── README.md │ ├── cocotb │ │ ├── Makefile │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ ├── video_out_bus.py │ │ └── waveforms.gtkw │ └── rtl │ │ ├── adapter_axi_stream_2_ppfifo_wl.v │ │ ├── adapter_rgb_2_ppfifo.v │ │ ├── axi_pmod_tft.v │ │ ├── nh_lcd.v │ │ ├── nh_lcd_command.v │ │ ├── nh_lcd_data_writer.v │ │ ├── nh_lcd_defines.v │ │ └── pixel_reader.v │ ├── axi_sdb │ ├── cocotb │ │ ├── Makefile │ │ ├── dut_driver.py │ │ ├── sim_config.json │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ ├── rtl │ │ └── axi_sdb.v │ ├── sim │ │ └── project_defines.v │ └── site_scons │ │ └── utils.py │ ├── axi_stream_ingress_demo │ ├── cocotb │ │ ├── Makefile │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ └── rtl │ │ └── axi_stream_ingress_demo.v │ └── axi_video_resizer │ ├── cocotb │ ├── Makefile │ ├── tb_cocotb.v │ ├── test_dut.py │ └── waveforms.gtkw │ └── rtl │ ├── axi_video_resizer.v │ └── video_resizer.v ├── cbuilder_defines.v ├── generic ├── adapter_axi_stream_2_block_fifo.v ├── adapter_axi_stream_2_ppfifo.v ├── adapter_block_fifo_2_axi_stream.v ├── adapter_bram_2_axi_stream.v ├── adapter_dpb_ppfifo.v ├── adapter_ppfifo_2_axi_stream.v ├── axi_lite_slave.v ├── blk_mem.v ├── block_fifo.v ├── bram.v ├── clock_counter.v ├── cross_clock_enable.v ├── cross_clock_strobe.v ├── dc_fifo.v ├── debounce.v ├── dpb.v ├── dual_port_bram.v ├── generic_dpram.v ├── graycounter.v ├── ppfifo.v ├── pwm.v ├── startup.v ├── sync_fifo.v ├── template.v ├── test │ ├── block_fifo │ │ ├── Makefile │ │ ├── block_fifo_driver.py │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ ├── ppfifo │ │ ├── Makefile │ │ ├── ppfifo_driver.py │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ └── video_to_block_fifo │ │ ├── Makefile │ │ ├── block_fifo_driver.py │ │ ├── nes_ppu.py │ │ ├── rgb_generator.v │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ ├── video_gen.py │ │ └── waveforms.gtkw ├── uart.v ├── uart_controller.v ├── uart_fifo.v └── video_to_block_fifo.v ├── sim ├── mt48lc4m16 │ ├── mt48lc4m16.ftmv │ ├── mt48lc4m16.mem │ └── mt48lc4m16.v └── wishbone │ └── interconnect │ ├── example_1port_mem_interconnect │ └── wishbone_mem_interconnect.v │ └── example_2port_interconnect │ └── wishbone_interconnect.v └── wishbone ├── arbiter └── wishbone_arbiter.v ├── common ├── wb_mem_2_ppfifo │ ├── SConstruct │ ├── command_file.txt │ ├── readme.txt │ ├── rtl │ │ └── wb_mem_2_ppfifo.v │ └── sim │ │ ├── arbiter_2_masters.v │ │ ├── drt_rom_file.txt │ │ ├── master_input_test_data.txt │ │ ├── master_output_test_data.txt │ │ ├── project_defines.v │ │ ├── tb_wishbone_master.v │ │ ├── test_wb_mem_2_ppfifo.v │ │ └── wishbone_mem_interconnect.v └── wb_ppfifo_2_mem │ ├── PPFIFO_2_MEM_WAVES.gtkw │ ├── SConstruct │ ├── command_file.txt │ ├── readme.txt │ ├── rtl │ └── wb_ppfifo_2_mem.v │ └── sim │ ├── arbiter_2_master.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ ├── test_wb_ppfifo_2_mem.v │ └── wishbone_mem_interconnect.v ├── host_interface ├── ft245_sync_fifo │ ├── ft245_host_interface.v │ ├── ft_fifo_interface.v │ ├── ft_fifo_tester │ │ ├── README │ │ ├── SConstruct │ │ ├── cocotb │ │ │ ├── Makefile │ │ │ ├── dut_driver.py │ │ │ ├── ft245_bus.py │ │ │ ├── sim_config.json │ │ │ ├── sim_host.py │ │ │ ├── sm_ft245.txt │ │ │ ├── sm_master.txt │ │ │ ├── tb_cocotb.v │ │ │ ├── test_dut.py │ │ │ └── waveforms.gtkw │ │ ├── command_file.txt │ │ ├── rtl │ │ │ └── ft_fifo_tester.v │ │ ├── sim │ │ │ ├── arbiter_2_masters.v │ │ │ ├── master_input_test_data.txt │ │ │ ├── master_output_test_data.txt │ │ │ ├── project_defines.v │ │ │ ├── tb_wishbone_master.v │ │ │ └── wishbone_mem_interconnect.v │ │ └── site_scons │ │ │ └── utils.py │ └── ft_master_interface.v ├── generic │ ├── pf_hi_tester │ │ ├── README │ │ ├── SConstruct │ │ ├── cocotb │ │ │ ├── Makefile │ │ │ ├── dut_driver.py │ │ │ ├── sim_config.json │ │ │ ├── tb_cocotb.v │ │ │ ├── test_dut.py │ │ │ └── waveforms.gtkw │ │ ├── command_file.txt │ │ ├── rtl │ │ │ ├── adapter_cocotb_2_ppfifo.v │ │ │ └── pf_hi_tester.v │ │ ├── sim │ │ │ ├── arbiter_2_masters.v │ │ │ ├── master_input_test_data.txt │ │ │ ├── master_output_test_data.txt │ │ │ ├── project_defines.v │ │ │ ├── tb_wishbone_master.v │ │ │ └── wishbone_mem_interconnect.v │ │ └── site_scons │ │ │ └── utils.py │ └── ppfifo_host_interface.v ├── sim_interface │ └── sim_interface.v └── uart │ ├── uart_if_tester │ ├── README │ ├── SConstruct │ ├── cocotb │ │ ├── Makefile │ │ ├── cocotb_uart_if.py │ │ ├── dut_driver.py │ │ ├── sim_config.json │ │ ├── sm_uih_ih.txt │ │ ├── sm_uih_oh.txt │ │ ├── tb_cocotb.v │ │ ├── tb_cocotb_back.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ ├── command_file.txt │ ├── rtl │ │ └── uart_if_tester.v │ ├── sim │ │ ├── arbiter_2_masters.v │ │ ├── master_input_test_data.txt │ │ ├── master_output_test_data.txt │ │ ├── project_defines.v │ │ ├── tb_wishbone_master.v │ │ └── wishbone_mem_interconnect.v │ └── site_scons │ │ └── utils.py │ └── uart_io_handler.v ├── interconnect ├── wishbone_interconnect.v └── wishbone_mem_interconnect.v ├── master ├── wb_master_test │ ├── README │ ├── SConstruct │ ├── cocotb │ │ ├── Makefile │ │ ├── cocotb_ppfifo.v │ │ ├── dut_driver.py │ │ ├── ppfifo_bus.py │ │ ├── sim_config.json │ │ ├── sim_host.py │ │ ├── sm_master.txt │ │ ├── tb_cocotb.v │ │ ├── test_dut.py │ │ └── waveforms.gtkw │ ├── command_file.txt │ ├── rtl │ │ └── wb_master_test.v │ ├── sim │ │ ├── arbiter_2_masters.v │ │ ├── master_input_test_data.txt │ │ ├── master_output_test_data.txt │ │ ├── project_defines.v │ │ ├── tb_wishbone_master.v │ │ └── wishbone_mem_interconnect.v │ └── site_scons │ │ └── utils.py └── wishbone_master.v └── slave ├── sdb └── sdb.v ├── wb_bram ├── SConstruct ├── command_file.txt ├── rtl │ └── wb_bram.v └── sim │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v ├── wb_dma ├── README ├── SConstruct ├── TODO ├── cocotb │ ├── Makefile │ ├── model │ │ ├── __init__.py │ │ └── sim_host.py │ ├── tb_cocotb.v │ ├── test_dict.json │ ├── test_dma.py │ └── waveforms.gtkw ├── command_file.txt ├── rtl │ ├── dma.v │ ├── dma_defines.v │ ├── dma_prog_rom.v │ └── wb_dma.v ├── sim │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── reg_addr.txt │ ├── states.txt │ ├── tb_wishbone_master.v │ └── test_mem_dev.v ├── site_scons │ └── utils.py └── waves.gtkw ├── wb_dma_reader ├── DMA_READER.sav ├── README ├── SConstruct ├── arbiter_2_masters.v ├── command_file.txt ├── rtl │ ├── dma_reader_defines.v │ ├── ppfifo_data_generator.v │ └── wb_dma_reader.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_dma_writer ├── DMA_WRITER.sav ├── README ├── SConstruct ├── command_file.txt ├── rtl │ ├── dma_writer_defines.v │ ├── ppfifo_data_sink.v │ └── wb_dma_writer.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_fpga_nes ├── README ├── SConstruct ├── command_file.txt ├── constraints │ └── nes.ucf ├── nes_programming.py ├── nes_waves.gtkw ├── rtl │ ├── cart │ │ └── cart.v │ ├── cmn │ │ ├── block_ram │ │ │ ├── dual_port_ram_sync.v │ │ │ └── single_port_ram_sync.v │ │ ├── fifo │ │ │ └── fifo.v │ │ └── vga_sync │ │ │ └── vga_sync.v │ ├── cpu │ │ ├── apu │ │ │ ├── apu.v │ │ │ ├── apu_div.v │ │ │ ├── apu_envelope_generator.v │ │ │ ├── apu_frame_counter.v │ │ │ ├── apu_length_counter.v │ │ │ ├── apu_mixer.v │ │ │ ├── apu_noise.v │ │ │ ├── apu_pulse.v │ │ │ └── apu_triangle.v │ │ ├── cpu.v │ │ ├── jp.v │ │ ├── rp2a03.v │ │ └── sprdma.v │ ├── hci │ │ └── hci_back.v │ ├── image_to_ppfifo.v │ ├── nes_clkgen.v │ ├── nes_hci.v │ ├── nes_top.v │ ├── ppu │ │ ├── ppu.v │ │ ├── ppu_bg.v │ │ ├── ppu_ri.v │ │ ├── ppu_spr.v │ │ ├── ppu_vga.v │ │ └── rgb_generator.v │ ├── vram.v │ ├── wb_fpga_nes.v │ └── wram.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_gpio ├── SConstruct ├── command_file.txt ├── rtl │ └── wb_gpio.v └── sim │ ├── drt_rom_file.txt │ ├── gpio_waveforms.gtkw │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v ├── wb_host_interface_tester ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── dut_driver.py │ ├── sim_config.json │ ├── tb_cocotb.v │ ├── test_dut.py │ └── waveforms.gtkw ├── command_file.txt ├── rtl │ ├── uart_io_handler.v │ └── wb_host_interface_tester.v ├── sim │ ├── arbiter_2_masters.v │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v └── site_scons │ └── utils.py ├── wb_hs_demo ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── dut_driver.py │ ├── sim_config.json │ ├── tb_cocotb.v │ ├── test_dut.py │ └── waveforms.gtkw ├── command_file.txt ├── rtl │ ├── hs_demo.v │ └── wb_hs_demo.v ├── sim │ ├── arbiter_2_masters.v │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ ├── wishbone_interconnect.v │ └── wishbone_mem_interconnect.v └── site_scons │ └── utils.py ├── wb_i2c ├── SConstruct ├── command_file.txt ├── rtl │ ├── i2c_master_bit_ctrl.v │ ├── i2c_master_byte_ctrl.v │ ├── i2c_master_defines.v │ ├── i2c_master_top.v │ ├── timescale.v │ └── wb_i2c.v └── sim │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v ├── wb_i2s ├── SConstruct ├── command_file.txt ├── i2s.sav ├── rtl │ ├── i2s_1khz_wave.v │ ├── i2s_controller.v │ ├── i2s_defines.v │ ├── i2s_mem_controller.v │ ├── i2s_writer.v │ └── wb_i2s.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_i2s_reader ├── DMA_READER.sav ├── README ├── SConstruct ├── command_file.txt ├── rtl │ ├── i2s_reader_defines.v │ ├── i2s_reader_phy.v │ └── wb_i2s_reader.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_logic_analyzer ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── PCIE Debug waves.gtkw │ ├── cocotb_uart_if.py │ ├── force_trigger.py │ ├── show_wave.sh │ ├── sim_config.json │ ├── sm_ltssm_state.txt │ ├── sm_ula_read.txt │ ├── sm_ula_write.txt │ ├── tb_cocotb.v │ ├── test_dut.py │ ├── test_real.py │ ├── uart_logic_analyzer.py │ └── waveforms.gtkw ├── command_file.txt ├── rtl │ ├── logic_analyzer.v │ ├── logic_analyzer_defines.v │ ├── uart_la_interface.v │ └── wb_logic_analyzer.v ├── sim │ ├── arbiter_2_masters.v │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v └── site_scons │ └── utils.py ├── wb_nh_lcd ├── README ├── SConstruct ├── command_file.txt ├── constraints │ ├── nh_lcd_constraints.ucf │ └── pmod_tft_reva.ucf ├── lcd.sav ├── rtl │ ├── nh_lcd.v │ ├── nh_lcd_command.v │ ├── nh_lcd_data_writer.v │ ├── nh_lcd_defines.v │ └── wb_nh_lcd.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_sata ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── model │ │ ├── __init__.py │ │ └── sata_model.py │ ├── tb_cocotb.v │ ├── test_dict.json │ ├── test_sata.py │ └── waveforms.gtkw ├── command_file.txt ├── rtl │ ├── sata_dma_interface.v │ ├── wb_sata.v │ └── wb_sata_defines.v ├── sim │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_interconnect.v └── site_scons │ └── utils.py ├── wb_sd_host ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── dut_driver.py │ ├── sim_config.json │ ├── tb_cocotb.v │ ├── test_dut.py │ └── waveforms.gtkw ├── command_file.txt ├── constraints │ ├── artemis_sd_host.ucf │ └── dionysus_sd_host.ucf ├── rtl │ ├── cmd │ │ └── sd_cmd_layer.v │ ├── generic │ │ ├── crc16_2bit.v │ │ ├── sd_crc_16.v │ │ ├── sd_crc_7.v │ │ └── timescale.v │ ├── phy │ │ ├── sd_phy_layer.v │ │ ├── sd_sd1_phy.v │ │ ├── sd_sd4_phy.v │ │ └── sd_spi_phy.v │ ├── platform │ │ ├── sd_host_platform_cocotb.v │ │ └── sd_host_platform_spartan6.v │ ├── sd_host_defines.v │ ├── sd_host_stack.v │ ├── sd_host_stack_defines.v │ ├── wb_sd_host.v │ └── wb_sd_host_defines.v ├── sd_host_wave.gtkw ├── sim │ ├── ISERDES2.v │ ├── arbiter_2_masters.v │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ ├── wishbone_interconnect.v │ └── wishbone_mem_interconnect.v └── site_scons │ └── utils.py ├── wb_sdio_device ├── README ├── SConstruct ├── cocotb │ ├── Makefile │ ├── sim_config.json │ ├── tb_cocotb.v │ ├── test_dut.py │ └── waveforms.gtkw ├── command_file.txt ├── constraints │ ├── artemis_sdio_device.ucf │ └── dionysus_sdio.ucf ├── repo_raw_config.json ├── repo_raw_download.py ├── rtl │ ├── sdio_memory_function.v │ └── wb_sdio_device.v ├── sim │ ├── arbiter_2_masters.v │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v └── site_scons │ └── utils.py ├── wb_sdram ├── SConstruct ├── command_file.txt ├── rtl │ ├── sdram.v │ ├── sdram_clkgen.v │ ├── sdram_include.v │ ├── sdram_read.v │ ├── sdram_write.v │ └── wb_sdram.v └── sim │ ├── cmds.txt │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── mt48lc4m16.ftmv │ ├── mt48lc4m16.mem │ ├── mt48lc4m16.v │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_seeed_tft ├── README ├── SConstruct ├── command_file.txt ├── constraints │ └── seeed_tft_constraints.ucf ├── rtl │ ├── seeed_tft.v │ ├── seeed_tft_command.v │ ├── seeed_tft_data_writer.v │ ├── seeed_tft_defines.v │ └── wb_seeed_tft.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_sf_camera ├── README ├── SConstruct ├── command_file.txt ├── constraints │ └── camera_constraints.ucf ├── rtl │ ├── sf_camera.v │ ├── sf_camera_clk_gen.v │ ├── sf_camera_controller.v │ ├── sf_camera_defines.v │ ├── sf_camera_reader.v │ └── wb_sf_camera.v └── sim │ ├── arbiter_2_masters.v │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ ├── sim_camera.v │ ├── tb_wishbone_master.v │ └── wishbone_mem_interconnect.v ├── wb_spi ├── NOTE ├── SConstruct ├── command_file.txt ├── rtl │ ├── spi_clkgen.v │ ├── spi_defines.v │ ├── spi_shift.v │ ├── timescale.v │ └── wb_spi.v ├── sim │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v └── spi_waves.gtkw ├── wb_stepper ├── README ├── SConstruct ├── command_file.txt ├── rtl │ ├── bipolar_micro_stepper.v │ ├── bipolar_stepper.v │ ├── stepper.v │ └── wb_stepper.v ├── sim │ ├── drt_rom_file.txt │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v └── wave_save.gtkw ├── wb_test_dma_mem ├── README ├── SConstruct ├── command_file.txt ├── rtl │ ├── test_mem_dev.v │ └── wb_test_dma_mem.v ├── sim │ ├── master_input_test_data.txt │ ├── master_output_test_data.txt │ ├── project_defines.v │ └── tb_wishbone_master.v └── site_scons │ └── utils.py └── wb_uart ├── README ├── SConstruct ├── command_file.txt ├── rtl └── wb_uart.v ├── sim ├── drt_rom_file.txt ├── master_input_test_data.txt ├── master_output_test_data.txt ├── project_defines.v └── tb_wishbone_master.v └── uart_waves.gtkw /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/README.md -------------------------------------------------------------------------------- /nysa-path.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/nysa-path.py -------------------------------------------------------------------------------- /verilog/axi/axi_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/axi_defines.v -------------------------------------------------------------------------------- /verilog/axi/interconnect/axi_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/interconnect/axi_interconnect.v -------------------------------------------------------------------------------- /verilog/axi/interconnect/generate_axi_interconnect.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/interconnect/generate_axi_interconnect.py -------------------------------------------------------------------------------- /verilog/axi/interconnect/interconnect_2port.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/interconnect/interconnect_2port.json -------------------------------------------------------------------------------- /verilog/axi/master/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/README.md -------------------------------------------------------------------------------- /verilog/axi/master/axi_lite_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/axi_lite_master.v -------------------------------------------------------------------------------- /verilog/axi/master/axi_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/axi_master.v -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/Makefile -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/am_state.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/am_state.txt -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/axi_master_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/axi_master_if.py -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_lite_master/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_lite_master/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/Makefile -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/am_state.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/am_state.txt -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/axi_master_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/axi_master_if.py -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/ppfifo_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/ppfifo_driver.py -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/master/test/axi_master/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/master/test/axi_master/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_demo/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_demo/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_demo/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_demo/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_demo/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_demo/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_demo/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_demo/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_demo/rtl/axi_lite_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_demo/rtl/axi_lite_demo.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/driver.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/i2c.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/i2c.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/rtl/axi_lite_i2c.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/rtl/axi_lite_i2c.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_bit_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_bit_ctrl.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_byte_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_byte_ctrl.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_defines.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_lite_i2c/rtl/i2c_master_top.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/nes_hci_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/nes_hci_driver.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/nestest.nes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/nestest.nes -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/axi_nes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/axi_nes.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cart/cart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cart/cart.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cmn/block_ram/dual_port_ram_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cmn/block_ram/dual_port_ram_sync.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cmn/block_ram/single_port_ram_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cmn/block_ram/single_port_ram_sync.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cmn/fifo/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cmn/fifo/fifo.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cmn/vga_sync/vga_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cmn/vga_sync/vga_sync.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_div.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_envelope_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_envelope_generator.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_frame_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_frame_counter.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_length_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_length_counter.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_mixer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_mixer.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_noise.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_noise.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_pulse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_pulse.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_triangle.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/apu/apu_triangle.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/cpu.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/jp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/jp.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/rp2a03.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/rp2a03.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/cpu/sprdma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/cpu/sprdma.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/hci/hci_back.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/hci/hci_back.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/image_to_block_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/image_to_block_fifo.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/nes_clkgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/nes_clkgen.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/nes_hci.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/nes_hci.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/nes_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/nes_top.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/ppu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/ppu.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/ppu_bg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/ppu_bg.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/ppu_ri.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/ppu_ri.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/ppu_spr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/ppu_spr.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/ppu_vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/ppu_vga.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/rgb_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/rgb_generator.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/ppu/rgb_vga_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/ppu/rgb_vga_generator.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/vram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/vram.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/wb_fpga_nes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/wb_fpga_nes.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_nes/rtl/wram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_nes/rtl/wram.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/cb_in_state.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/cb_in_state.txt -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/cb_out_state.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/cb_out_state.txt -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/console_osd.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/console_osd.txt -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.easy_read.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.easy_read.mem -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.mem -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/fontdata.mif -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/video_out_bus.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/video_out_bus.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/rtl/axi_on_screen_display.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/rtl/axi_on_screen_display.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/rtl/char_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/rtl/char_defines.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/rtl/character_buffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/rtl/character_buffer.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/rtl/console_osd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/rtl/console_osd.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_on_screen_display/rtl/fontdata.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_on_screen_display/rtl/fontdata.mif -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/README.md -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/cocotb/video_out_bus.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/cocotb/video_out_bus.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/adapter_axi_stream_2_ppfifo_wl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/adapter_axi_stream_2_ppfifo_wl.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/adapter_rgb_2_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/adapter_rgb_2_ppfifo.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/axi_pmod_tft.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/axi_pmod_tft.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_command.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_command.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_data_writer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_data_writer.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/nh_lcd_defines.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_pmod_tft/rtl/pixel_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_pmod_tft/rtl/pixel_reader.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/rtl/axi_sdb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/rtl/axi_sdb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_sdb/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_sdb/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_stream_ingress_demo/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_stream_ingress_demo/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_stream_ingress_demo/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_stream_ingress_demo/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_stream_ingress_demo/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_stream_ingress_demo/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_stream_ingress_demo/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_stream_ingress_demo/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_stream_ingress_demo/rtl/axi_stream_ingress_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_stream_ingress_demo/rtl/axi_stream_ingress_demo.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/rtl/axi_video_resizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/rtl/axi_video_resizer.v -------------------------------------------------------------------------------- /verilog/axi/slave/axi_video_resizer/rtl/video_resizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/axi/slave/axi_video_resizer/rtl/video_resizer.v -------------------------------------------------------------------------------- /verilog/cbuilder_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/cbuilder_defines.v -------------------------------------------------------------------------------- /verilog/generic/adapter_axi_stream_2_block_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_axi_stream_2_block_fifo.v -------------------------------------------------------------------------------- /verilog/generic/adapter_axi_stream_2_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_axi_stream_2_ppfifo.v -------------------------------------------------------------------------------- /verilog/generic/adapter_block_fifo_2_axi_stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_block_fifo_2_axi_stream.v -------------------------------------------------------------------------------- /verilog/generic/adapter_bram_2_axi_stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_bram_2_axi_stream.v -------------------------------------------------------------------------------- /verilog/generic/adapter_dpb_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_dpb_ppfifo.v -------------------------------------------------------------------------------- /verilog/generic/adapter_ppfifo_2_axi_stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/adapter_ppfifo_2_axi_stream.v -------------------------------------------------------------------------------- /verilog/generic/axi_lite_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/axi_lite_slave.v -------------------------------------------------------------------------------- /verilog/generic/blk_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/blk_mem.v -------------------------------------------------------------------------------- /verilog/generic/block_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/block_fifo.v -------------------------------------------------------------------------------- /verilog/generic/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/bram.v -------------------------------------------------------------------------------- /verilog/generic/clock_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/clock_counter.v -------------------------------------------------------------------------------- /verilog/generic/cross_clock_enable.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/cross_clock_enable.v -------------------------------------------------------------------------------- /verilog/generic/cross_clock_strobe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/cross_clock_strobe.v -------------------------------------------------------------------------------- /verilog/generic/dc_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/dc_fifo.v -------------------------------------------------------------------------------- /verilog/generic/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/debounce.v -------------------------------------------------------------------------------- /verilog/generic/dpb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/dpb.v -------------------------------------------------------------------------------- /verilog/generic/dual_port_bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/dual_port_bram.v -------------------------------------------------------------------------------- /verilog/generic/generic_dpram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/generic_dpram.v -------------------------------------------------------------------------------- /verilog/generic/graycounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/graycounter.v -------------------------------------------------------------------------------- /verilog/generic/ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/ppfifo.v -------------------------------------------------------------------------------- /verilog/generic/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/pwm.v -------------------------------------------------------------------------------- /verilog/generic/startup.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/startup.v -------------------------------------------------------------------------------- /verilog/generic/sync_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/sync_fifo.v -------------------------------------------------------------------------------- /verilog/generic/template.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/template.v -------------------------------------------------------------------------------- /verilog/generic/test/block_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/block_fifo/Makefile -------------------------------------------------------------------------------- /verilog/generic/test/block_fifo/block_fifo_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/block_fifo/block_fifo_driver.py -------------------------------------------------------------------------------- /verilog/generic/test/block_fifo/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/block_fifo/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/generic/test/block_fifo/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/block_fifo/test_dut.py -------------------------------------------------------------------------------- /verilog/generic/test/block_fifo/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/block_fifo/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/generic/test/ppfifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/ppfifo/Makefile -------------------------------------------------------------------------------- /verilog/generic/test/ppfifo/ppfifo_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/ppfifo/ppfifo_driver.py -------------------------------------------------------------------------------- /verilog/generic/test/ppfifo/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/ppfifo/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/generic/test/ppfifo/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/ppfifo/test_dut.py -------------------------------------------------------------------------------- /verilog/generic/test/ppfifo/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/ppfifo/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/Makefile -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/block_fifo_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/block_fifo_driver.py -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/nes_ppu.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/nes_ppu.py -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/rgb_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/rgb_generator.v -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/test_dut.py -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/video_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/video_gen.py -------------------------------------------------------------------------------- /verilog/generic/test/video_to_block_fifo/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/test/video_to_block_fifo/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/generic/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/uart.v -------------------------------------------------------------------------------- /verilog/generic/uart_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/uart_controller.v -------------------------------------------------------------------------------- /verilog/generic/uart_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/uart_fifo.v -------------------------------------------------------------------------------- /verilog/generic/video_to_block_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/generic/video_to_block_fifo.v -------------------------------------------------------------------------------- /verilog/sim/mt48lc4m16/mt48lc4m16.ftmv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/sim/mt48lc4m16/mt48lc4m16.ftmv -------------------------------------------------------------------------------- /verilog/sim/mt48lc4m16/mt48lc4m16.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/sim/mt48lc4m16/mt48lc4m16.mem -------------------------------------------------------------------------------- /verilog/sim/mt48lc4m16/mt48lc4m16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/sim/mt48lc4m16/mt48lc4m16.v -------------------------------------------------------------------------------- /verilog/sim/wishbone/interconnect/example_1port_mem_interconnect/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/sim/wishbone/interconnect/example_1port_mem_interconnect/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/arbiter/wishbone_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/arbiter/wishbone_arbiter.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/readme.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/rtl/wb_mem_2_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/rtl/wb_mem_2_ppfifo.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/test_wb_mem_2_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/test_wb_mem_2_ppfifo.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_mem_2_ppfifo/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_mem_2_ppfifo/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/PPFIFO_2_MEM_WAVES.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/PPFIFO_2_MEM_WAVES.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/readme.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/rtl/wb_ppfifo_2_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/rtl/wb_ppfifo_2_mem.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/arbiter_2_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/arbiter_2_master.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/test_wb_ppfifo_2_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/test_wb_ppfifo_2_mem.v -------------------------------------------------------------------------------- /verilog/wishbone/common/wb_ppfifo_2_mem/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/common/wb_ppfifo_2_mem/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft245_host_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft245_host_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/README -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/ft245_bus.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/ft245_bus.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sim_host.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sim_host.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sm_ft245.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sm_ft245.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sm_master.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/sm_master.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/rtl/ft_fifo_tester.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/rtl/ft_fifo_tester.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_fifo_tester/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/ft245_sync_fifo/ft_master_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/ft245_sync_fifo/ft_master_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/README -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/rtl/adapter_cocotb_2_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/rtl/adapter_cocotb_2_ppfifo.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/rtl/pf_hi_tester.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/rtl/pf_hi_tester.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/pf_hi_tester/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/pf_hi_tester/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/generic/ppfifo_host_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/generic/ppfifo_host_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/sim_interface/sim_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/sim_interface/sim_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/README -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/cocotb_uart_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/cocotb_uart_if.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sm_uih_ih.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sm_uih_ih.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sm_uih_oh.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/sm_uih_oh.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/tb_cocotb_back.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/tb_cocotb_back.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/rtl/uart_if_tester.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/rtl/uart_if_tester.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_if_tester/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_if_tester/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/host_interface/uart/uart_io_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/host_interface/uart/uart_io_handler.v -------------------------------------------------------------------------------- /verilog/wishbone/interconnect/wishbone_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/interconnect/wishbone_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/interconnect/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/interconnect/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/README -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/cocotb_ppfifo.v: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/ppfifo_bus.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/ppfifo_bus.py -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/sim_host.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/sim_host.py -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/sm_master.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/sm_master.txt -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/rtl/wb_master_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/rtl/wb_master_test.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/master/wb_master_test/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wb_master_test/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/master/wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/master/wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/sdb/sdb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/sdb/sdb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/rtl/wb_bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/rtl/wb_bram.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_bram/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_bram/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/TODO: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/TODO -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/model/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/model/sim_host.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/model/sim_host.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/test_dict.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/test_dict.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/test_dma.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/test_dma.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/rtl/dma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/rtl/dma.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/rtl/dma_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/rtl/dma_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/rtl/dma_prog_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/rtl/dma_prog_rom.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/rtl/wb_dma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/rtl/wb_dma.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/reg_addr.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/reg_addr.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/states.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/states.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/sim/test_mem_dev.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/sim/test_mem_dev.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma/waves.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma/waves.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/DMA_READER.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/DMA_READER.sav -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/rtl/dma_reader_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/rtl/dma_reader_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/rtl/ppfifo_data_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/rtl/ppfifo_data_generator.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/rtl/wb_dma_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/rtl/wb_dma_reader.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_reader/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_reader/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/DMA_WRITER.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/DMA_WRITER.sav -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/rtl/dma_writer_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/rtl/dma_writer_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/rtl/ppfifo_data_sink.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/rtl/ppfifo_data_sink.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/rtl/wb_dma_writer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/rtl/wb_dma_writer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_dma_writer/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_dma_writer/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/constraints/nes.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/constraints/nes.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/nes_programming.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/nes_programming.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/nes_waves.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/nes_waves.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cart/cart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cart/cart.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/block_ram/dual_port_ram_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/block_ram/dual_port_ram_sync.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/block_ram/single_port_ram_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/block_ram/single_port_ram_sync.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/fifo/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/fifo/fifo.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/vga_sync/vga_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cmn/vga_sync/vga_sync.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_div.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_envelope_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_envelope_generator.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_frame_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_frame_counter.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_length_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_length_counter.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_mixer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_mixer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_noise.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_noise.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_pulse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_pulse.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_triangle.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/apu/apu_triangle.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/cpu.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/jp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/jp.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/rp2a03.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/rp2a03.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/sprdma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/cpu/sprdma.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/hci/hci_back.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/hci/hci_back.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/image_to_ppfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/image_to_ppfifo.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/nes_clkgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/nes_clkgen.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/nes_hci.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/nes_hci.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/nes_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/nes_top.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_bg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_bg.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_ri.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_ri.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_spr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_spr.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/ppu_vga.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/rgb_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/ppu/rgb_generator.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/vram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/vram.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/wb_fpga_nes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/wb_fpga_nes.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/rtl/wram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/rtl/wram.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_fpga_nes/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_fpga_nes/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/rtl/wb_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/rtl/wb_gpio.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/gpio_waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/sim/gpio_waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_gpio/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_gpio/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/rtl/uart_io_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/rtl/uart_io_handler.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/rtl/wb_host_interface_tester.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/rtl/wb_host_interface_tester.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_host_interface_tester/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_host_interface_tester/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/rtl/hs_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/rtl/hs_demo.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/rtl/wb_hs_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/rtl/wb_hs_demo.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/wishbone_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/wishbone_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_hs_demo/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_hs_demo/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/i2c_master_bit_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/rtl/i2c_master_bit_ctrl.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/i2c_master_byte_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/rtl/i2c_master_byte_ctrl.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/i2c_master_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/rtl/i2c_master_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/i2c_master_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/rtl/i2c_master_top.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/timescale.v: -------------------------------------------------------------------------------- 1 | `timescale 1ns / 10ps 2 | 3 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/rtl/wb_i2c.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/rtl/wb_i2c.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2c/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2c/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/i2s.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/i2s.sav -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/i2s_1khz_wave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/i2s_1khz_wave.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/i2s_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/i2s_controller.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/i2s_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/i2s_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/i2s_mem_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/i2s_mem_controller.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/i2s_writer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/i2s_writer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/rtl/wb_i2s.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/rtl/wb_i2s.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/DMA_READER.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/DMA_READER.sav -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/rtl/i2s_reader_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/rtl/i2s_reader_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/rtl/i2s_reader_phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/rtl/i2s_reader_phy.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/rtl/wb_i2s_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/rtl/wb_i2s_reader.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_i2s_reader/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_i2s_reader/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/PCIE Debug waves.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/PCIE Debug waves.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/cocotb_uart_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/cocotb_uart_if.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/force_trigger.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/force_trigger.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/show_wave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/show_wave.sh -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ltssm_state.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ltssm_state.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ula_read.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ula_read.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ula_write.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/sm_ula_write.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/test_real.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/test_real.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/uart_logic_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/uart_logic_analyzer.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/rtl/logic_analyzer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/rtl/logic_analyzer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/rtl/logic_analyzer_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/rtl/logic_analyzer_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/rtl/uart_la_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/rtl/uart_la_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/rtl/wb_logic_analyzer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/rtl/wb_logic_analyzer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_logic_analyzer/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_logic_analyzer/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/constraints/nh_lcd_constraints.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/constraints/nh_lcd_constraints.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/constraints/pmod_tft_reva.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/constraints/pmod_tft_reva.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/lcd.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/lcd.sav -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_command.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_command.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_data_writer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_data_writer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/rtl/nh_lcd_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/rtl/wb_nh_lcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/rtl/wb_nh_lcd.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_nh_lcd/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_nh_lcd/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/model/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/model/sata_model.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/model/sata_model.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/test_dict.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/test_dict.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/test_sata.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/test_sata.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/rtl/sata_dma_interface.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/rtl/sata_dma_interface.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/rtl/wb_sata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/rtl/wb_sata.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/rtl/wb_sata_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/rtl/wb_sata_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/sim/wishbone_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/sim/wishbone_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sata/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sata/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/dut_driver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/dut_driver.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/constraints/artemis_sd_host.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/constraints/artemis_sd_host.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/constraints/dionysus_sd_host.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/constraints/dionysus_sd_host.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/cmd/sd_cmd_layer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/cmd/sd_cmd_layer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/generic/crc16_2bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/generic/crc16_2bit.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/generic/sd_crc_16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/generic/sd_crc_16.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/generic/sd_crc_7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/generic/sd_crc_7.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/generic/timescale.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/generic/timescale.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_phy_layer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_phy_layer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_sd1_phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_sd1_phy.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_sd4_phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_sd4_phy.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_spi_phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/phy/sd_spi_phy.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/platform/sd_host_platform_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/platform/sd_host_platform_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/platform/sd_host_platform_spartan6.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/platform/sd_host_platform_spartan6.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/sd_host_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/sd_host_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/sd_host_stack.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/sd_host_stack.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/sd_host_stack_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/sd_host_stack_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/wb_sd_host.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/wb_sd_host.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/rtl/wb_sd_host_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/rtl/wb_sd_host_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sd_host_wave.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sd_host_wave.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/ISERDES2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/ISERDES2.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/wishbone_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/wishbone_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sd_host/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sd_host/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/cocotb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/cocotb/Makefile -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/cocotb/sim_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/cocotb/sim_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/cocotb/tb_cocotb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/cocotb/tb_cocotb.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/cocotb/test_dut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/cocotb/test_dut.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/cocotb/waveforms.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/cocotb/waveforms.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/constraints/artemis_sdio_device.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/constraints/artemis_sdio_device.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/constraints/dionysus_sdio.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/constraints/dionysus_sdio.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/repo_raw_config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/repo_raw_config.json -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/repo_raw_download.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/repo_raw_download.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/rtl/sdio_memory_function.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/rtl/sdio_memory_function.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/rtl/wb_sdio_device.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/rtl/wb_sdio_device.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/master_output_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdio_device/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdio_device/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/sdram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/sdram.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/sdram_clkgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/sdram_clkgen.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/sdram_include.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/sdram_include.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/sdram_read.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/sdram_read.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/sdram_write.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/sdram_write.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/rtl/wb_sdram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/rtl/wb_sdram.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/cmds.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/cmds.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.ftmv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.ftmv -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.mem -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/mt48lc4m16.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sdram/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sdram/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/constraints/seeed_tft_constraints.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/constraints/seeed_tft_constraints.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_command.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_command.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_data_writer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_data_writer.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/rtl/seeed_tft_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/rtl/wb_seeed_tft.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/rtl/wb_seeed_tft.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_seeed_tft/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_seeed_tft/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/constraints/camera_constraints.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/constraints/camera_constraints.ucf -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_clk_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_clk_gen.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_controller.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/sf_camera_reader.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/rtl/wb_sf_camera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/rtl/wb_sf_camera.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/arbiter_2_masters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/arbiter_2_masters.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/sim_camera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/sim_camera.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_sf_camera/sim/wishbone_mem_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_sf_camera/sim/wishbone_mem_interconnect.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/NOTE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/NOTE -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/rtl/spi_clkgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/rtl/spi_clkgen.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/rtl/spi_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/rtl/spi_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/rtl/spi_shift.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/rtl/spi_shift.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/rtl/timescale.v: -------------------------------------------------------------------------------- 1 | `timescale 1ns / 10ps 2 | 3 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/rtl/wb_spi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/rtl/wb_spi.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_spi/spi_waves.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_spi/spi_waves.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/rtl/bipolar_micro_stepper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/rtl/bipolar_micro_stepper.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/rtl/bipolar_stepper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/rtl/bipolar_stepper.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/rtl/stepper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/rtl/stepper.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/rtl/wb_stepper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/rtl/wb_stepper.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_stepper/wave_save.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_stepper/wave_save.gtkw -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/rtl/test_mem_dev.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/rtl/test_mem_dev.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/rtl/wb_test_dma_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/rtl/wb_test_dma_mem.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_test_dma_mem/site_scons/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_test_dma_mem/site_scons/utils.py -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/README -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/SConstruct: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/SConstruct -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/command_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/command_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/rtl/wb_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/rtl/wb_uart.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/sim/drt_rom_file.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/sim/drt_rom_file.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/sim/master_input_test_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/sim/master_input_test_data.txt -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/sim/master_output_test_data.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/sim/project_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/sim/project_defines.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/sim/tb_wishbone_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/sim/tb_wishbone_master.v -------------------------------------------------------------------------------- /verilog/wishbone/slave/wb_uart/uart_waves.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/CospanDesign/nysa-verilog/HEAD/verilog/wishbone/slave/wb_uart/uart_waves.gtkw --------------------------------------------------------------------------------