├── .DS_Store ├── .gitmodules ├── LICENSE ├── README.md ├── docs └── TODO.txt ├── hardware ├── .DS_Store ├── Makefile ├── README.md ├── run_all_sims ├── scripts │ ├── audio │ │ ├── archive │ │ │ ├── Blocks.py │ │ │ ├── musicxml_parser.py │ │ │ ├── piano_scale_generator │ │ │ ├── rom_generator │ │ │ ├── synth.py │ │ │ └── synthesizer.py │ │ ├── audio_from_sim │ │ ├── generate_sine_lut │ │ ├── models │ │ │ ├── __pycache__ │ │ │ │ ├── lut.cpython-37.pyc │ │ │ │ ├── nco.cpython-37.pyc │ │ │ │ └── synth.cpython-37.pyc │ │ │ ├── lut.py │ │ │ ├── nco.py │ │ │ ├── synth.py │ │ │ └── utils.py │ │ ├── nco_reference │ │ ├── piano │ │ └── synth_reference │ ├── elaborate.tcl │ ├── hex_to_serial │ ├── impl.tcl │ ├── program.tcl │ ├── program_2021.tcl │ └── synth.tcl ├── sim │ ├── asm_tb.v │ ├── bios_tb.v │ ├── branch_predictor_tb.v │ ├── c_tests_tb.v │ ├── cpu_tb.v │ ├── echo_tb.v │ ├── isa │ │ └── isa_tb.tbi │ ├── isa_tb.v │ ├── mem_path.vh │ ├── mmio_counter_tb.v │ └── uart_parse_tb.v ├── sim_models │ ├── BUFG.v │ ├── PLLE2_ADV.v │ └── glbl.v ├── src │ ├── EECS151.v │ ├── clocks.v │ ├── io_circuits │ │ ├── button_parser.v │ │ ├── debouncer.v │ │ ├── edge_detector.v │ │ ├── fifo.v │ │ ├── synchronizer.v │ │ ├── uart.v │ │ ├── uart_receiver.v │ │ └── uart_transmitter.v │ ├── memories │ │ ├── bios_mem.v │ │ ├── dmem.v │ │ └── imem.v │ ├── riscv_core │ │ ├── branch_prediction │ │ │ ├── bp_cache.v │ │ │ ├── branch_predictor.v │ │ │ └── sat_updn.v │ │ ├── cpu.v │ │ ├── opcode.vh │ │ └── reg_file.v │ ├── z1top.v │ └── z1top.xdc └── stubs │ └── PLLE2_ADV.v ├── scripts ├── hex_to_serial └── init_arm.tcl ├── software ├── .gitignore ├── 151_library │ ├── ascii.c │ ├── ascii.h │ ├── memory_map.h │ ├── string.c │ ├── string.h │ ├── types.h │ ├── uart.c │ └── uart.h ├── Makefrag ├── asm │ ├── Makefile │ ├── asm.ld │ └── start.s ├── bios │ ├── Makefile │ ├── bios.c │ ├── bios.ld │ └── start.s ├── c_tests │ ├── cachetest │ │ ├── Makefile │ │ ├── cachetest.c │ │ ├── cachetest.ld │ │ └── start.s │ ├── fib │ │ ├── Makefile │ │ ├── fib.c │ │ ├── fib.ld │ │ └── start.s │ ├── replace │ │ ├── Makefile │ │ ├── replace.c │ │ ├── replace.ld │ │ └── start.s │ ├── strcmp │ │ ├── Makefile │ │ ├── start.s │ │ ├── strcmp.c │ │ └── strcmp.ld │ ├── sum │ │ ├── Makefile │ │ ├── start.s │ │ ├── sum.c │ │ └── sum.ld │ └── vecadd │ │ ├── Makefile │ │ ├── start.s │ │ ├── vecadd.c │ │ └── vecadd.ld ├── echo │ ├── Makefile │ ├── echo.c │ ├── echo.ld │ └── start.s ├── mmult │ ├── Makefile │ ├── benchmark.c │ ├── benchmark.h │ ├── mmult.c │ ├── mmult.ld │ └── start.s ├── riscv-isa-tests │ ├── Makefile │ └── env_151 │ │ ├── link.ld │ │ └── riscv_test.h └── uart_parse │ ├── Makefile │ ├── start.s │ ├── uart_parse.c │ └── uart_parse.ld └── spec ├── .DS_Store ├── EECS151_FPGA_Project_Fa22.pdf ├── Makefile ├── defines.tex ├── fpga_project.tex ├── images ├── Seal_of_University_of_California_Berkeley.png ├── axi_read.png ├── axi_read_burst.png ├── axi_write.png ├── axi_write_burst.png ├── bios_flow.png ├── branch_predictor.png ├── compute_memif.png ├── conv2D_engine.png ├── conv3D.png ├── ddr_layout.png ├── endianness_img.jpg ├── full_system.png ├── lenet.png ├── lenet_hybrid_flow.png ├── memory_arch.pdf ├── saturating_counter.png ├── vivado-ila-2.png ├── vivado-ila-3.png ├── vivado-ila-4.png ├── vivado-ila-5.png ├── vivado-ila-6.png ├── vivado-ila-7.png ├── vivado-ila-8.png ├── vivado-ila-9.png ├── vivado_bd_z1top_axi.png ├── vivado_ila1.png ├── vivado_ila10.png ├── vivado_ila11.png ├── vivado_ila2.png ├── vivado_ila3.png ├── vivado_ila4.png ├── vivado_ila5.png ├── vivado_ila6.png ├── vivado_ila7.png ├── vivado_ila8.png ├── vivado_ila9.png ├── vivado_ipi0.png ├── vivado_ipi1.png ├── vivado_ipi10.png ├── vivado_ipi11.png ├── vivado_ipi12.png ├── vivado_ipi13.png ├── vivado_ipi14.png ├── vivado_ipi15.png ├── vivado_ipi16.png ├── vivado_ipi17.png ├── vivado_ipi18.png ├── vivado_ipi19.png ├── vivado_ipi2.png ├── vivado_ipi3.png ├── vivado_ipi4.png ├── vivado_ipi5.png ├── vivado_ipi6.png ├── vivado_ipi7.png ├── vivado_ipi8.png └── vivado_ipi9.png ├── isa.tex └── memory_arch.svg /.DS_Store: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/.DS_Store -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/README.md -------------------------------------------------------------------------------- /docs/TODO.txt: -------------------------------------------------------------------------------- 1 | Push your Block diagram + Report here, then delete this file 2 | -------------------------------------------------------------------------------- /hardware/.DS_Store: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/.DS_Store -------------------------------------------------------------------------------- /hardware/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/Makefile -------------------------------------------------------------------------------- /hardware/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/README.md -------------------------------------------------------------------------------- /hardware/run_all_sims: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/run_all_sims -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/Blocks.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/Blocks.py -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/musicxml_parser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/musicxml_parser.py -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/piano_scale_generator: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/piano_scale_generator -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/rom_generator: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/rom_generator -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/synth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/synth.py -------------------------------------------------------------------------------- /hardware/scripts/audio/archive/synthesizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/archive/synthesizer.py -------------------------------------------------------------------------------- /hardware/scripts/audio/audio_from_sim: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/audio_from_sim -------------------------------------------------------------------------------- /hardware/scripts/audio/generate_sine_lut: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/generate_sine_lut -------------------------------------------------------------------------------- /hardware/scripts/audio/models/__pycache__/lut.cpython-37.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/__pycache__/lut.cpython-37.pyc -------------------------------------------------------------------------------- /hardware/scripts/audio/models/__pycache__/nco.cpython-37.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/__pycache__/nco.cpython-37.pyc -------------------------------------------------------------------------------- /hardware/scripts/audio/models/__pycache__/synth.cpython-37.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/__pycache__/synth.cpython-37.pyc -------------------------------------------------------------------------------- /hardware/scripts/audio/models/lut.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/lut.py -------------------------------------------------------------------------------- /hardware/scripts/audio/models/nco.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/nco.py -------------------------------------------------------------------------------- /hardware/scripts/audio/models/synth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/synth.py -------------------------------------------------------------------------------- /hardware/scripts/audio/models/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/models/utils.py -------------------------------------------------------------------------------- /hardware/scripts/audio/nco_reference: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/nco_reference -------------------------------------------------------------------------------- /hardware/scripts/audio/piano: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/piano -------------------------------------------------------------------------------- /hardware/scripts/audio/synth_reference: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/audio/synth_reference -------------------------------------------------------------------------------- /hardware/scripts/elaborate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/elaborate.tcl -------------------------------------------------------------------------------- /hardware/scripts/hex_to_serial: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/hex_to_serial -------------------------------------------------------------------------------- /hardware/scripts/impl.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/impl.tcl -------------------------------------------------------------------------------- /hardware/scripts/program.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/program.tcl -------------------------------------------------------------------------------- /hardware/scripts/program_2021.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/program_2021.tcl -------------------------------------------------------------------------------- /hardware/scripts/synth.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/scripts/synth.tcl -------------------------------------------------------------------------------- /hardware/sim/asm_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/asm_tb.v -------------------------------------------------------------------------------- /hardware/sim/bios_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/bios_tb.v -------------------------------------------------------------------------------- /hardware/sim/branch_predictor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/branch_predictor_tb.v -------------------------------------------------------------------------------- /hardware/sim/c_tests_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/c_tests_tb.v -------------------------------------------------------------------------------- /hardware/sim/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/cpu_tb.v -------------------------------------------------------------------------------- /hardware/sim/echo_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/echo_tb.v -------------------------------------------------------------------------------- /hardware/sim/isa/isa_tb.tbi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/isa/isa_tb.tbi -------------------------------------------------------------------------------- /hardware/sim/isa_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/isa_tb.v -------------------------------------------------------------------------------- /hardware/sim/mem_path.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/mem_path.vh -------------------------------------------------------------------------------- /hardware/sim/mmio_counter_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/mmio_counter_tb.v -------------------------------------------------------------------------------- /hardware/sim/uart_parse_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim/uart_parse_tb.v -------------------------------------------------------------------------------- /hardware/sim_models/BUFG.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim_models/BUFG.v -------------------------------------------------------------------------------- /hardware/sim_models/PLLE2_ADV.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim_models/PLLE2_ADV.v -------------------------------------------------------------------------------- /hardware/sim_models/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/sim_models/glbl.v -------------------------------------------------------------------------------- /hardware/src/EECS151.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/EECS151.v -------------------------------------------------------------------------------- /hardware/src/clocks.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/clocks.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/button_parser.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/button_parser.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/debouncer.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/edge_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/edge_detector.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/fifo.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/synchronizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/synchronizer.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/uart.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/uart_receiver.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/uart_receiver.v -------------------------------------------------------------------------------- /hardware/src/io_circuits/uart_transmitter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/io_circuits/uart_transmitter.v -------------------------------------------------------------------------------- /hardware/src/memories/bios_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/memories/bios_mem.v -------------------------------------------------------------------------------- /hardware/src/memories/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/memories/dmem.v -------------------------------------------------------------------------------- /hardware/src/memories/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/memories/imem.v -------------------------------------------------------------------------------- /hardware/src/riscv_core/branch_prediction/bp_cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/branch_prediction/bp_cache.v -------------------------------------------------------------------------------- /hardware/src/riscv_core/branch_prediction/branch_predictor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/branch_prediction/branch_predictor.v -------------------------------------------------------------------------------- /hardware/src/riscv_core/branch_prediction/sat_updn.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/branch_prediction/sat_updn.v -------------------------------------------------------------------------------- /hardware/src/riscv_core/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/cpu.v -------------------------------------------------------------------------------- /hardware/src/riscv_core/opcode.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/opcode.vh -------------------------------------------------------------------------------- /hardware/src/riscv_core/reg_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/riscv_core/reg_file.v -------------------------------------------------------------------------------- /hardware/src/z1top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/z1top.v -------------------------------------------------------------------------------- /hardware/src/z1top.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/src/z1top.xdc -------------------------------------------------------------------------------- /hardware/stubs/PLLE2_ADV.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/hardware/stubs/PLLE2_ADV.v -------------------------------------------------------------------------------- /scripts/hex_to_serial: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/scripts/hex_to_serial -------------------------------------------------------------------------------- /scripts/init_arm.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/scripts/init_arm.tcl -------------------------------------------------------------------------------- /software/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/.gitignore -------------------------------------------------------------------------------- /software/151_library/ascii.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/ascii.c -------------------------------------------------------------------------------- /software/151_library/ascii.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/ascii.h -------------------------------------------------------------------------------- /software/151_library/memory_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/memory_map.h -------------------------------------------------------------------------------- /software/151_library/string.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/string.c -------------------------------------------------------------------------------- /software/151_library/string.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/string.h -------------------------------------------------------------------------------- /software/151_library/types.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/types.h -------------------------------------------------------------------------------- /software/151_library/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/uart.c -------------------------------------------------------------------------------- /software/151_library/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/151_library/uart.h -------------------------------------------------------------------------------- /software/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/Makefrag -------------------------------------------------------------------------------- /software/asm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/asm/Makefile -------------------------------------------------------------------------------- /software/asm/asm.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/asm/asm.ld -------------------------------------------------------------------------------- /software/asm/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/asm/start.s -------------------------------------------------------------------------------- /software/bios/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/bios/Makefile -------------------------------------------------------------------------------- /software/bios/bios.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/bios/bios.c -------------------------------------------------------------------------------- /software/bios/bios.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/bios/bios.ld -------------------------------------------------------------------------------- /software/bios/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/bios/start.s -------------------------------------------------------------------------------- /software/c_tests/cachetest/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/cachetest/Makefile -------------------------------------------------------------------------------- /software/c_tests/cachetest/cachetest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/cachetest/cachetest.c -------------------------------------------------------------------------------- /software/c_tests/cachetest/cachetest.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/cachetest/cachetest.ld -------------------------------------------------------------------------------- /software/c_tests/cachetest/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/cachetest/start.s -------------------------------------------------------------------------------- /software/c_tests/fib/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/fib/Makefile -------------------------------------------------------------------------------- /software/c_tests/fib/fib.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/fib/fib.c -------------------------------------------------------------------------------- /software/c_tests/fib/fib.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/fib/fib.ld -------------------------------------------------------------------------------- /software/c_tests/fib/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/fib/start.s -------------------------------------------------------------------------------- /software/c_tests/replace/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/replace/Makefile -------------------------------------------------------------------------------- /software/c_tests/replace/replace.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/replace/replace.c -------------------------------------------------------------------------------- /software/c_tests/replace/replace.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/replace/replace.ld -------------------------------------------------------------------------------- /software/c_tests/replace/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/replace/start.s -------------------------------------------------------------------------------- /software/c_tests/strcmp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/strcmp/Makefile -------------------------------------------------------------------------------- /software/c_tests/strcmp/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/strcmp/start.s -------------------------------------------------------------------------------- /software/c_tests/strcmp/strcmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/strcmp/strcmp.c -------------------------------------------------------------------------------- /software/c_tests/strcmp/strcmp.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/strcmp/strcmp.ld -------------------------------------------------------------------------------- /software/c_tests/sum/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/sum/Makefile -------------------------------------------------------------------------------- /software/c_tests/sum/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/sum/start.s -------------------------------------------------------------------------------- /software/c_tests/sum/sum.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/sum/sum.c -------------------------------------------------------------------------------- /software/c_tests/sum/sum.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/sum/sum.ld -------------------------------------------------------------------------------- /software/c_tests/vecadd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/vecadd/Makefile -------------------------------------------------------------------------------- /software/c_tests/vecadd/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/vecadd/start.s -------------------------------------------------------------------------------- /software/c_tests/vecadd/vecadd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/vecadd/vecadd.c -------------------------------------------------------------------------------- /software/c_tests/vecadd/vecadd.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/c_tests/vecadd/vecadd.ld -------------------------------------------------------------------------------- /software/echo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/echo/Makefile -------------------------------------------------------------------------------- /software/echo/echo.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/echo/echo.c -------------------------------------------------------------------------------- /software/echo/echo.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/echo/echo.ld -------------------------------------------------------------------------------- /software/echo/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/echo/start.s -------------------------------------------------------------------------------- /software/mmult/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/Makefile -------------------------------------------------------------------------------- /software/mmult/benchmark.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/benchmark.c -------------------------------------------------------------------------------- /software/mmult/benchmark.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/benchmark.h -------------------------------------------------------------------------------- /software/mmult/mmult.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/mmult.c -------------------------------------------------------------------------------- /software/mmult/mmult.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/mmult.ld -------------------------------------------------------------------------------- /software/mmult/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/mmult/start.s -------------------------------------------------------------------------------- /software/riscv-isa-tests/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/riscv-isa-tests/Makefile -------------------------------------------------------------------------------- /software/riscv-isa-tests/env_151/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/riscv-isa-tests/env_151/link.ld -------------------------------------------------------------------------------- /software/riscv-isa-tests/env_151/riscv_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/riscv-isa-tests/env_151/riscv_test.h -------------------------------------------------------------------------------- /software/uart_parse/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/uart_parse/Makefile -------------------------------------------------------------------------------- /software/uart_parse/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/uart_parse/start.s -------------------------------------------------------------------------------- /software/uart_parse/uart_parse.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/uart_parse/uart_parse.c -------------------------------------------------------------------------------- /software/uart_parse/uart_parse.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/software/uart_parse/uart_parse.ld -------------------------------------------------------------------------------- /spec/.DS_Store: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/.DS_Store -------------------------------------------------------------------------------- /spec/EECS151_FPGA_Project_Fa22.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/EECS151_FPGA_Project_Fa22.pdf -------------------------------------------------------------------------------- /spec/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/Makefile -------------------------------------------------------------------------------- /spec/defines.tex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/defines.tex -------------------------------------------------------------------------------- /spec/fpga_project.tex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/fpga_project.tex -------------------------------------------------------------------------------- /spec/images/Seal_of_University_of_California_Berkeley.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/Seal_of_University_of_California_Berkeley.png -------------------------------------------------------------------------------- /spec/images/axi_read.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/axi_read.png -------------------------------------------------------------------------------- /spec/images/axi_read_burst.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/axi_read_burst.png -------------------------------------------------------------------------------- /spec/images/axi_write.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/axi_write.png -------------------------------------------------------------------------------- /spec/images/axi_write_burst.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/axi_write_burst.png -------------------------------------------------------------------------------- /spec/images/bios_flow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/bios_flow.png -------------------------------------------------------------------------------- /spec/images/branch_predictor.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/branch_predictor.png -------------------------------------------------------------------------------- /spec/images/compute_memif.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/compute_memif.png -------------------------------------------------------------------------------- /spec/images/conv2D_engine.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/conv2D_engine.png -------------------------------------------------------------------------------- /spec/images/conv3D.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/conv3D.png -------------------------------------------------------------------------------- /spec/images/ddr_layout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/ddr_layout.png -------------------------------------------------------------------------------- /spec/images/endianness_img.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/endianness_img.jpg -------------------------------------------------------------------------------- /spec/images/full_system.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/full_system.png -------------------------------------------------------------------------------- /spec/images/lenet.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/lenet.png -------------------------------------------------------------------------------- /spec/images/lenet_hybrid_flow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/lenet_hybrid_flow.png -------------------------------------------------------------------------------- /spec/images/memory_arch.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/memory_arch.pdf -------------------------------------------------------------------------------- /spec/images/saturating_counter.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/saturating_counter.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-2.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-3.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-4.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-5.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-6.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-7.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-8.png -------------------------------------------------------------------------------- /spec/images/vivado-ila-9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado-ila-9.png -------------------------------------------------------------------------------- /spec/images/vivado_bd_z1top_axi.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_bd_z1top_axi.png -------------------------------------------------------------------------------- /spec/images/vivado_ila1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila1.png -------------------------------------------------------------------------------- /spec/images/vivado_ila10.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila10.png -------------------------------------------------------------------------------- /spec/images/vivado_ila11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila11.png -------------------------------------------------------------------------------- /spec/images/vivado_ila2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila2.png -------------------------------------------------------------------------------- /spec/images/vivado_ila3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila3.png -------------------------------------------------------------------------------- /spec/images/vivado_ila4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila4.png -------------------------------------------------------------------------------- /spec/images/vivado_ila5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila5.png -------------------------------------------------------------------------------- /spec/images/vivado_ila6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila6.png -------------------------------------------------------------------------------- /spec/images/vivado_ila7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila7.png -------------------------------------------------------------------------------- /spec/images/vivado_ila8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila8.png -------------------------------------------------------------------------------- /spec/images/vivado_ila9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ila9.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi0.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi1.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi10.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi10.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi11.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi12.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi13.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi14.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi15.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi16.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi17.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi18.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi18.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi19.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi2.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi3.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi4.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi5.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi6.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi7.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi8.png -------------------------------------------------------------------------------- /spec/images/vivado_ipi9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/images/vivado_ipi9.png -------------------------------------------------------------------------------- /spec/isa.tex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/isa.tex -------------------------------------------------------------------------------- /spec/memory_arch.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/EECS150/fpga_project_skeleton_fa22/HEAD/spec/memory_arch.svg --------------------------------------------------------------------------------