├── .gitignore ├── LICENSE ├── Makefile ├── README.md ├── compile_flags.txt ├── doc ├── .gitignore ├── Makefile.doc.mk ├── README.md ├── book.toml ├── custom.css ├── src │ ├── SUMMARY.md │ ├── arch-lab │ │ ├── README.md │ │ ├── lab0.md │ │ ├── lab1.md │ │ ├── lab2a.md │ │ ├── lab2b.md │ │ ├── lab3a.md │ │ ├── lab3b.md │ │ └── lab4.md │ ├── asset │ │ ├── banner.json │ │ ├── banner.svg │ │ ├── faq │ │ │ └── log-all-signals.png │ │ ├── lab0 │ │ │ ├── refcpu-test1-on-board.jpg │ │ │ ├── vivado-refcpu-test1-1.png │ │ │ ├── vivado-refcpu-test1-2.png │ │ │ ├── vivado-refcpu-test1-3.png │ │ │ ├── vivado-refcpu-test1-4.png │ │ │ ├── vivado-refcpu-test1-5.png │ │ │ ├── vivado-refcpu-test1-simulation.gif │ │ │ └── vivado.png │ │ ├── lab1 │ │ │ ├── 5-stage.drawio │ │ │ ├── 5-stage.png │ │ │ ├── datapath │ │ │ │ ├── addiu.drawio │ │ │ │ ├── addiu.svg │ │ │ │ ├── addu.drawio │ │ │ │ ├── addu.svg │ │ │ │ ├── jal.drawio │ │ │ │ ├── jal.svg │ │ │ │ ├── sw.drawio │ │ │ │ └── sw.svg │ │ │ ├── forward.drawio │ │ │ └── forward.svg │ │ ├── lab2 │ │ │ ├── byte-lanes.json │ │ │ ├── byte-lanes.svg │ │ │ ├── div_path.png │ │ │ ├── multi-cycle.json │ │ │ ├── multi-cycle.svg │ │ │ ├── pipelined.json │ │ │ ├── pipelined.svg │ │ │ ├── single-cycle.json │ │ │ ├── single-cycle.svg │ │ │ ├── single_mult_use_dsp_path.png │ │ │ ├── skylake-cache.png │ │ │ ├── store-buffer.json │ │ │ └── store-buffer.svg │ │ ├── lab3 │ │ │ ├── cache-hierarchy │ │ │ ├── cache-hierarchy.svg │ │ │ ├── cbus-transaction.json │ │ │ ├── cbus-transaction.svg │ │ │ ├── index-offset.svg │ │ │ ├── long-path.svg │ │ │ ├── mcdonalds.jpg │ │ │ ├── memory-segments.png │ │ │ ├── offset-pad.svg │ │ │ ├── offset.svg │ │ │ ├── skid-buffer-demo │ │ │ ├── skid-buffer-interface.svg │ │ │ ├── skid-buffer-mux.svg │ │ │ └── tag-index-offset.svg │ │ ├── misc │ │ │ ├── always-comb-schematic.drawio │ │ │ ├── always-comb-schematic.svg │ │ │ ├── demo.png │ │ │ ├── dsp48.png │ │ │ ├── flip-flop.png │ │ │ ├── fpga-architecture.png │ │ │ ├── fpga-components.png │ │ │ ├── gtkwave-navigate.gif │ │ │ ├── gtkwave-search-tree.png │ │ │ ├── lut.png │ │ │ ├── shift-register.png │ │ │ └── sr-latch-warning.png │ │ └── project │ │ │ ├── amd19h.png │ │ │ ├── bank │ │ │ ├── bank.svg │ │ │ ├── frequency.png │ │ │ ├── icelake.png │ │ │ ├── lutram-vs-bram.png │ │ │ ├── riscv-boom.png │ │ │ ├── score_board.jpg │ │ │ ├── score_refcpu.png │ │ │ └── wns.png │ ├── contributors.md │ ├── directory-structure.md │ ├── faq.md │ ├── misc │ │ ├── README.md │ │ ├── external.md │ │ ├── fpga.md │ │ ├── gtkwave.md │ │ ├── instruction.md │ │ ├── unopt.md │ │ └── verilate.md │ ├── project │ │ ├── README.md │ │ ├── task1.md │ │ ├── task2.md │ │ └── task3.md │ └── schedule.md └── theme │ ├── favicon.png │ ├── favicon.svg │ ├── highlight.css │ └── highlight.js ├── misc ├── Makefile.misc.mk ├── demo.fst ├── demo.gtkw ├── dump-instruction-table.py ├── echo │ ├── .gitignore │ ├── compile.sh │ ├── echo.coe │ └── echo.s ├── greet │ ├── .gitignore │ ├── Makefile │ ├── greet.c │ ├── greet.coe │ ├── linker.ld │ └── start.s ├── hello │ ├── .gitignore │ ├── compile.sh │ ├── hello.coe │ └── hello.s ├── nscscc │ ├── bitcount.coe │ ├── bubble_sort.coe │ ├── coremark.coe │ ├── crc32.coe │ ├── dhrystone.coe │ ├── func_test.coe │ ├── func_test.txt │ ├── quick_sort.coe │ ├── select_sort.coe │ ├── sha.coe │ ├── stream_copy.coe │ ├── stringsearch.coe │ ├── test1.coe │ ├── test1.txt │ ├── test2.coe │ ├── test2.txt │ ├── test3.coe │ ├── test3.txt │ ├── test4.coe │ └── test4.txt ├── prune.sh ├── slides │ ├── final-project-topics.pdf │ └── ram-on-fpga.pdf ├── std │ ├── .gitignore │ └── coremark.txt └── verilator-example │ └── access │ ├── .gitignore │ ├── Bits.cpp │ ├── Bits.sv │ ├── Makefile │ └── README.md ├── source ├── README.md ├── add_common.tcl ├── external │ ├── .gitattributes │ └── xpm_memory.sv ├── include │ ├── access.svh │ ├── bus_decl │ ├── common.svh │ ├── mycpu │ │ └── .gitkeep │ ├── ooo │ │ ├── defs.svh │ │ └── uop.svh │ ├── refcpu │ │ ├── context.svh │ │ ├── cp0.svh │ │ ├── defs.svh │ │ ├── impl.svh │ │ ├── instr.svh │ │ └── shortcut.svh │ └── sramx.svh ├── mycpu │ ├── DCache.sv │ ├── ICache.sv │ ├── MyArbiter.sv │ ├── MyCore.sv │ ├── SRAMTop.sv │ ├── VCacheTop.sv │ ├── VTop.sv │ ├── add_sources.tcl │ └── mycpu_top.sv ├── ooo │ ├── VPipe.sv │ ├── VRAM.sv │ ├── VTop.sv │ └── src │ │ ├── core │ │ ├── Adder.sv │ │ ├── Commit.sv │ │ ├── Dispatch.sv │ │ ├── Issue.sv │ │ ├── Mult.sv │ │ └── RegisterFile.sv │ │ └── util │ │ ├── BypassBuffer.sv │ │ ├── DistributedRAM.sv │ │ ├── FFRAM.sv │ │ ├── LVTRAM.sv │ │ ├── Pipe.sv │ │ └── XORRAM.sv ├── ram │ ├── BRAM.sv │ ├── LUTRAM.sv │ └── LUTRAMTest.sv ├── refcpu │ ├── AddressTranslator.sv │ ├── Core.sv │ ├── CoreProxy.sv │ ├── Debugger.sv │ ├── README.md │ ├── SRAMTop.sv │ ├── StupidBuffer.sv │ ├── VCacheTop.sv │ ├── VTop.sv │ ├── add_sources.tcl │ ├── impl │ │ ├── AddrCheck.sv │ │ ├── Arithmetic.sv │ │ ├── Branch.sv │ │ ├── BranchEval.sv │ │ ├── COP0Access.sv │ │ ├── COP0Decode.sv │ │ ├── Commit.sv │ │ ├── Decode.sv │ │ ├── Exception.sv │ │ ├── ExceptionReturn.sv │ │ ├── Fetch.sv │ │ ├── FetchAddrSent.sv │ │ ├── Load.sv │ │ ├── LoadAddrSent.sv │ │ ├── Loaded.sv │ │ ├── README.md │ │ ├── RType.sv │ │ ├── Store.sv │ │ ├── StoreAddrSent.sv │ │ └── Unknown.sv │ └── mycpu_top.sv └── util │ ├── CBusArbiter.sv │ ├── CBusMultiplexer.sv │ ├── CBusToAXI.sv │ ├── DBusToCBus.sv │ ├── DBusToSRAMx.sv │ ├── IBusToCBus.sv │ ├── IBusToSRAMx.sv │ └── README.md ├── verilate ├── .gitignore ├── Makefile.verilate.mk ├── Makefile.vsim.mk ├── README.md ├── include │ ├── axi.h │ ├── bus.h │ ├── cell.h │ ├── common.h │ ├── confreg.h │ ├── diff.h │ ├── memory.h │ ├── model.h │ ├── reference.h │ ├── runner.h │ ├── testbench.h │ └── thirdparty │ │ ├── CLI11.hpp │ │ └── nameof.hpp └── source │ ├── cbus_device.cpp │ ├── common.cpp │ ├── confreg.cpp │ ├── diff.cpp │ ├── main.cpp │ ├── memory.cpp │ ├── model.cpp │ ├── mycpu │ ├── VCacheTop │ │ ├── Makefile.deps.mk │ │ ├── cache_ref.cpp │ │ ├── cache_ref.h │ │ ├── defs.h │ │ ├── mycache.cpp │ │ ├── mycache.h │ │ ├── tests.cpp │ │ └── vmain.cpp │ └── VTop │ │ ├── defs.h │ │ ├── mycpu.cpp │ │ ├── mycpu.h │ │ └── vmain.cpp │ ├── ooo │ ├── VPipe │ │ ├── defs.h │ │ ├── pipe.cpp │ │ ├── pipe.h │ │ ├── tests.cpp │ │ └── vmain.cpp │ └── VRAM │ │ ├── defs.h │ │ ├── ram.cpp │ │ ├── ram.h │ │ ├── tests.cpp │ │ └── vmain.cpp │ ├── refcpu │ ├── VCacheTop │ │ ├── cache_ref.cpp │ │ ├── cache_ref.h │ │ ├── defs.h │ │ ├── stupid.cpp │ │ ├── stupid.h │ │ ├── tests.cpp │ │ ├── tests.inl │ │ └── vmain.cpp │ └── VTop │ │ ├── context.h │ │ ├── defs.h │ │ ├── refcpu.cpp │ │ ├── refcpu.h │ │ └── vmain.cpp │ └── testbench.cpp └── vivado ├── .gitattributes ├── README.md ├── test1 ├── golden_trace.txt ├── soc_axi_func │ ├── rtl │ │ ├── CONFREG │ │ │ └── confreg.v │ │ ├── axi_wrap │ │ │ └── axi_wrap.v │ │ ├── nexys4ddr_top.sv │ │ ├── ram_wrap │ │ │ └── axi_wrap_ram.v │ │ ├── soc_axi_lite_top.v │ │ └── xilinx_ip │ │ │ ├── axi_clock_converter │ │ │ └── axi_clock_converter.xci │ │ │ ├── axi_crossbar_1x2 │ │ │ └── axi_crossbar_1x2.xci │ │ │ ├── axi_ram │ │ │ └── axi_ram.xci │ │ │ └── clk_pll │ │ │ └── clk_pll.xci │ ├── run_vivado │ │ ├── Nexys4DDR_Master.xdc │ │ ├── mycpu_prj1 │ │ │ └── mycpu.xpr │ │ └── soc_lite.xdc │ └── testbench │ │ └── mycpu_tb.v └── soft │ └── func │ ├── Makefile │ ├── Readme_first.txt │ ├── bin.lds │ ├── bin.lds.S │ ├── convert │ ├── convert.c │ ├── include │ ├── asm.h │ ├── cpu_cde.h │ └── regdef.h │ ├── inst │ ├── 1 │ ├── Makefile │ ├── inst_test.h │ ├── n10_sltiu.S │ ├── n11_sll.S │ ├── n12_sw.S │ ├── n13_j.S │ ├── n14_jal.S │ ├── n15_jr.S │ ├── n16_beq_ds.S │ ├── n17_bne_ds.S │ ├── n18_j_ds.S │ ├── n19_jal_ds.S │ ├── n1_lui.S │ ├── n20_jr_ds.S │ ├── n21_add.S │ ├── n22_addi.S │ ├── n23_sub.S │ ├── n24_subu.S │ ├── n25_sltu.S │ ├── n26_and.S │ ├── n27_andi.S │ ├── n28_nor.S │ ├── n29_ori.S │ ├── n2_addu.S │ ├── n30_xor.S │ ├── n31_xori.S │ ├── n32_sllv.S │ ├── n33_sra.S │ ├── n34_srav.S │ ├── n35_srl.S │ ├── n36_srlv.S │ ├── n37_bgez.S │ ├── n38_bgtz.S │ ├── n39_blez.S │ ├── n3_addiu.S │ ├── n40_bltz.S │ ├── n41_bltzal.S │ ├── n42_bgezal.S │ ├── n43_jalr.S │ ├── n44_div.S │ ├── n45_divu.S │ ├── n46_mult.S │ ├── n47_multu.S │ ├── n48_mfhi.S │ ├── n49_mflo.S │ ├── n4_beq.S │ ├── n50_mthi.S │ ├── n51_mtlo.S │ ├── n52_bgez_ds.S │ ├── n53_bgtz_ds.S │ ├── n54_blez_ds.S │ ├── n55_bltz_ds.S │ ├── n56_bltzal_ds.S │ ├── n57_bgezal_ds.S │ ├── n58_jalr_ds.S │ ├── n59_lb.S │ ├── n5_bne.S │ ├── n60_lbu.S │ ├── n61_lh.S │ ├── n62_lhu.S │ ├── n63_sb.S │ ├── n64_sh.S │ ├── n65_syscall_ex.S │ ├── n66_break_ex.S │ ├── n67_add_ov_ex.S │ ├── n68_addi_ov_ex.S │ ├── n69_sub_ov_ex.S │ ├── n6_lw.S │ ├── n70_lw_adel_ex.S │ ├── n71_lh_adel_ex.S │ ├── n72_lhu_adel_ex.S │ ├── n73_sw_ades_ex.S │ ├── n74_sh_ades_ex.S │ ├── n75_ft_adel_ex.S │ ├── n76_ri_ex.S │ ├── n77_soft_int_ex.S │ ├── n78_beq_ds_ex.S │ ├── n79_bne_ds_ex.S │ ├── n7_or.S │ ├── n80_bgez_ds_ex.S │ ├── n81_bgtz_ds_ex.S │ ├── n82_blez_ds_ex.S │ ├── n83_bltz_ds_ex.S │ ├── n84_bltzal_ds_ex.S │ ├── n85_bgezal_ds_ex.S │ ├── n86_j_ds_ex.S │ ├── n87_jal_ds_ex.S │ ├── n88_jr_ds_ex.S │ ├── n89_jalr_ds_ex.S │ ├── n8_slt.S │ └── n9_slti.S │ ├── obj │ ├── axi_ram.mif │ ├── data_ram.coe │ ├── data_ram.mif │ ├── inst_ram.coe │ ├── inst_ram.mif │ ├── main.bin │ ├── main.data │ ├── main.elf │ └── test.s │ ├── rules.make │ └── start.S ├── test1_naive ├── golden_trace.txt ├── soc_sram_func │ ├── rtl │ │ ├── BRIDGE │ │ │ └── bridge_1x2.v │ │ ├── CONFREG │ │ │ └── confreg.v │ │ ├── nexys4ddr_top.sv │ │ ├── soc_lite_top.v │ │ └── xilinx_ip │ │ │ ├── clk_pll │ │ │ └── clk_pll.xci │ │ │ ├── data_ram │ │ │ └── data_ram.xci │ │ │ └── inst_ram │ │ │ └── inst_ram.xci │ ├── run_vivado │ │ ├── Nexys4DDR_Master.xdc │ │ ├── mycpu_prj1 │ │ │ └── mycpu.xpr │ │ └── soc_lite.xdc │ └── testbench │ │ └── mycpu_tb.v └── soft │ └── func │ ├── Makefile │ ├── Readme_first.txt │ ├── bin.lds │ ├── bin.lds.S │ ├── convert │ ├── convert.c │ ├── include │ ├── asm.h │ ├── cpu_cde.h │ └── regdef.h │ ├── inst │ ├── 1 │ ├── Makefile │ ├── inst_test.h │ ├── n10_sltiu.S │ ├── n11_sll.S │ ├── n12_sw.S │ ├── n13_j.S │ ├── n14_jal.S │ ├── n15_jr.S │ ├── n16_beq_ds.S │ ├── n17_bne_ds.S │ ├── n18_j_ds.S │ ├── n19_jal_ds.S │ ├── n1_lui.S │ ├── n20_jr_ds.S │ ├── n21_add.S │ ├── n22_addi.S │ ├── n23_sub.S │ ├── n24_subu.S │ ├── n25_sltu.S │ ├── n26_and.S │ ├── n27_andi.S │ ├── n28_nor.S │ ├── n29_ori.S │ ├── n2_addu.S │ ├── n30_xor.S │ ├── n31_xori.S │ ├── n32_sllv.S │ ├── n33_sra.S │ ├── n34_srav.S │ ├── n35_srl.S │ ├── n36_srlv.S │ ├── n37_bgez.S │ ├── n38_bgtz.S │ ├── n39_blez.S │ ├── n3_addiu.S │ ├── n40_bltz.S │ ├── n41_bltzal.S │ ├── n42_bgezal.S │ ├── n43_jalr.S │ ├── n44_div.S │ ├── n45_divu.S │ ├── n46_mult.S │ ├── n47_multu.S │ ├── n48_mfhi.S │ ├── n49_mflo.S │ ├── n4_beq.S │ ├── n50_mthi.S │ ├── n51_mtlo.S │ ├── n52_bgez_ds.S │ ├── n53_bgtz_ds.S │ ├── n54_blez_ds.S │ ├── n55_bltz_ds.S │ ├── n56_bltzal_ds.S │ ├── n57_bgezal_ds.S │ ├── n58_jalr_ds.S │ ├── n59_lb.S │ ├── n5_bne.S │ ├── n60_lbu.S │ ├── n61_lh.S │ ├── n62_lhu.S │ ├── n63_sb.S │ ├── n64_sh.S │ ├── n65_syscall_ex.S │ ├── n66_break_ex.S │ ├── n67_add_ov_ex.S │ ├── n68_addi_ov_ex.S │ ├── n69_sub_ov_ex.S │ ├── n6_lw.S │ ├── n70_lw_adel_ex.S │ ├── n71_lh_adel_ex.S │ ├── n72_lhu_adel_ex.S │ ├── n73_sw_ades_ex.S │ ├── n74_sh_ades_ex.S │ ├── n75_ft_adel_ex.S │ ├── n76_ri_ex.S │ ├── n77_soft_int_ex.S │ ├── n78_beq_ds_ex.S │ ├── n79_bne_ds_ex.S │ ├── n7_or.S │ ├── n80_bgez_ds_ex.S │ ├── n81_bgtz_ds_ex.S │ ├── n82_blez_ds_ex.S │ ├── n83_bltz_ds_ex.S │ ├── n84_bltzal_ds_ex.S │ ├── n85_bgezal_ds_ex.S │ ├── n86_j_ds_ex.S │ ├── n87_jal_ds_ex.S │ ├── n88_jr_ds_ex.S │ ├── n89_jalr_ds_ex.S │ ├── n8_slt.S │ └── n9_slti.S │ ├── obj │ ├── axi_ram.mif │ ├── data_ram.coe │ ├── data_ram.mif │ ├── inst_ram.coe │ ├── inst_ram.mif │ ├── main.bin │ ├── main.data │ ├── main.elf │ └── test.s │ ├── rules.make │ └── start.S ├── test2 ├── golden_trace.txt ├── soc_axi_func │ ├── rtl │ │ ├── CONFREG │ │ │ └── confreg.v │ │ ├── axi_wrap │ │ │ └── axi_wrap.v │ │ ├── nexys4ddr_top.sv │ │ ├── ram_wrap │ │ │ └── axi_wrap_ram.v │ │ ├── soc_axi_lite_top.v │ │ └── xilinx_ip │ │ │ ├── axi_clock_converter │ │ │ └── axi_clock_converter.xci │ │ │ ├── axi_crossbar_1x2 │ │ │ └── axi_crossbar_1x2.xci │ │ │ ├── axi_ram │ │ │ └── axi_ram.xci │ │ │ └── clk_pll │ │ │ └── clk_pll.xci │ ├── run_vivado │ │ ├── Nexys4DDR_Master.xdc │ │ ├── mycpu_prj1 │ │ │ └── mycpu.xpr │ │ └── soc_lite.xdc │ └── testbench │ │ └── mycpu_tb.v └── soft │ └── func │ ├── Makefile │ ├── Readme_first.txt │ ├── bin.lds │ ├── bin.lds.S │ ├── convert │ ├── convert.c │ ├── include │ ├── asm.h │ ├── cpu_cde.h │ └── regdef.h │ ├── inst │ ├── 1 │ ├── Makefile │ ├── inst_test.h │ ├── n10_sltiu.S │ ├── n11_sll.S │ ├── n12_sw.S │ ├── n13_j.S │ ├── n14_jal.S │ ├── n15_jr.S │ ├── n16_beq_ds.S │ ├── n17_bne_ds.S │ ├── n18_j_ds.S │ ├── n19_jal_ds.S │ ├── n1_lui.S │ ├── n20_jr_ds.S │ ├── n21_add.S │ ├── n22_addi.S │ ├── n23_sub.S │ ├── n24_subu.S │ ├── n25_sltu.S │ ├── n26_and.S │ ├── n27_andi.S │ ├── n28_nor.S │ ├── n29_ori.S │ ├── n2_addu.S │ ├── n30_xor.S │ ├── n31_xori.S │ ├── n32_sllv.S │ ├── n33_sra.S │ ├── n34_srav.S │ ├── n35_srl.S │ ├── n36_srlv.S │ ├── n37_bgez.S │ ├── n38_bgtz.S │ ├── n39_blez.S │ ├── n3_addiu.S │ ├── n40_bltz.S │ ├── n41_bltzal.S │ ├── n42_bgezal.S │ ├── n43_jalr.S │ ├── n44_div.S │ ├── n45_divu.S │ ├── n46_mult.S │ ├── n47_multu.S │ ├── n48_mfhi.S │ ├── n49_mflo.S │ ├── n4_beq.S │ ├── n50_mthi.S │ ├── n51_mtlo.S │ ├── n52_bgez_ds.S │ ├── n53_bgtz_ds.S │ ├── n54_blez_ds.S │ ├── n55_bltz_ds.S │ ├── n56_bltzal_ds.S │ ├── n57_bgezal_ds.S │ ├── n58_jalr_ds.S │ ├── n59_lb.S │ ├── n5_bne.S │ ├── n60_lbu.S │ ├── n61_lh.S │ ├── n62_lhu.S │ ├── n63_sb.S │ ├── n64_sh.S │ ├── n65_syscall_ex.S │ ├── n66_break_ex.S │ ├── n67_add_ov_ex.S │ ├── n68_addi_ov_ex.S │ ├── n69_sub_ov_ex.S │ ├── n6_lw.S │ ├── n70_lw_adel_ex.S │ ├── n71_lh_adel_ex.S │ ├── n72_lhu_adel_ex.S │ ├── n73_sw_ades_ex.S │ ├── n74_sh_ades_ex.S │ ├── n75_ft_adel_ex.S │ ├── n76_ri_ex.S │ ├── n77_soft_int_ex.S │ ├── n78_beq_ds_ex.S │ ├── n79_bne_ds_ex.S │ ├── n7_or.S │ ├── n80_bgez_ds_ex.S │ ├── n81_bgtz_ds_ex.S │ ├── n82_blez_ds_ex.S │ ├── n83_bltz_ds_ex.S │ ├── n84_bltzal_ds_ex.S │ ├── n85_bgezal_ds_ex.S │ ├── n86_j_ds_ex.S │ ├── n87_jal_ds_ex.S │ ├── n88_jr_ds_ex.S │ ├── n89_jalr_ds_ex.S │ ├── n8_slt.S │ └── n9_slti.S │ ├── obj │ ├── axi_ram.mif │ ├── data_ram.coe │ ├── data_ram.mif │ ├── inst_ram.coe │ ├── inst_ram.mif │ ├── main.bin │ ├── main.data │ ├── main.elf │ └── test.s │ ├── rules.make │ └── start.S ├── test3 ├── golden_trace.txt ├── soc_axi_func │ ├── rtl │ │ ├── CONFREG │ │ │ └── confreg.v │ │ ├── axi_wrap │ │ │ └── axi_wrap.v │ │ ├── nexys4ddr_top.sv │ │ ├── ram_wrap │ │ │ └── axi_wrap_ram.v │ │ ├── soc_axi_lite_top.v │ │ └── xilinx_ip │ │ │ ├── axi_clock_converter │ │ │ └── axi_clock_converter.xci │ │ │ ├── axi_crossbar_1x2 │ │ │ └── axi_crossbar_1x2.xci │ │ │ ├── axi_ram │ │ │ └── axi_ram.xci │ │ │ └── clk_pll │ │ │ └── clk_pll.xci │ ├── run_vivado │ │ ├── Nexys4DDR_Master.xdc │ │ ├── mycpu_prj1 │ │ │ └── mycpu.xpr │ │ └── soc_lite.xdc │ └── testbench │ │ └── mycpu_tb.v └── soft │ └── func │ ├── Makefile │ ├── Readme_first.txt │ ├── bin.lds │ ├── bin.lds.S │ ├── convert │ ├── convert.c │ ├── include │ ├── asm.h │ ├── cpu_cde.h │ └── regdef.h │ ├── inst │ ├── 1 │ ├── Makefile │ ├── inst_test.h │ ├── n10_sltiu.S │ ├── n11_sll.S │ ├── n12_sw.S │ ├── n13_j.S │ ├── n14_jal.S │ ├── n15_jr.S │ ├── n16_beq_ds.S │ ├── n17_bne_ds.S │ ├── n18_j_ds.S │ ├── n19_jal_ds.S │ ├── n1_lui.S │ ├── n20_jr_ds.S │ ├── n21_add.S │ ├── n22_addi.S │ ├── n23_sub.S │ ├── n24_subu.S │ ├── n25_sltu.S │ ├── n26_and.S │ ├── n27_andi.S │ ├── n28_nor.S │ ├── n29_ori.S │ ├── n2_addu.S │ ├── n30_xor.S │ ├── n31_xori.S │ ├── n32_sllv.S │ ├── n33_sra.S │ ├── n34_srav.S │ ├── n35_srl.S │ ├── n36_srlv.S │ ├── n37_bgez.S │ ├── n38_bgtz.S │ ├── n39_blez.S │ ├── n3_addiu.S │ ├── n40_bltz.S │ ├── n41_bltzal.S │ ├── n42_bgezal.S │ ├── n43_jalr.S │ ├── n44_div.S │ ├── n45_divu.S │ ├── n46_mult.S │ ├── n47_multu.S │ ├── n48_mfhi.S │ ├── n49_mflo.S │ ├── n4_beq.S │ ├── n50_mthi.S │ ├── n51_mtlo.S │ ├── n52_bgez_ds.S │ ├── n53_bgtz_ds.S │ ├── n54_blez_ds.S │ ├── n55_bltz_ds.S │ ├── n56_bltzal_ds.S │ ├── n57_bgezal_ds.S │ ├── n58_jalr_ds.S │ ├── n59_lb.S │ ├── n5_bne.S │ ├── n60_lbu.S │ ├── n61_lh.S │ ├── n62_lhu.S │ ├── n63_sb.S │ ├── n64_sh.S │ ├── n65_syscall_ex.S │ ├── n66_break_ex.S │ ├── n67_add_ov_ex.S │ ├── n68_addi_ov_ex.S │ ├── n69_sub_ov_ex.S │ ├── n6_lw.S │ ├── n70_lw_adel_ex.S │ ├── n71_lh_adel_ex.S │ ├── n72_lhu_adel_ex.S │ ├── n73_sw_ades_ex.S │ ├── n74_sh_ades_ex.S │ ├── n75_ft_adel_ex.S │ ├── n76_ri_ex.S │ ├── n77_soft_int_ex.S │ ├── n78_beq_ds_ex.S │ ├── n79_bne_ds_ex.S │ ├── n7_or.S │ ├── n80_bgez_ds_ex.S │ ├── n81_bgtz_ds_ex.S │ ├── n82_blez_ds_ex.S │ ├── n83_bltz_ds_ex.S │ ├── n84_bltzal_ds_ex.S │ ├── n85_bgezal_ds_ex.S │ ├── n86_j_ds_ex.S │ ├── n87_jal_ds_ex.S │ ├── n88_jr_ds_ex.S │ ├── n89_jalr_ds_ex.S │ ├── n8_slt.S │ └── n9_slti.S │ ├── obj │ ├── axi_ram.mif │ ├── data_ram.coe │ ├── data_ram.mif │ ├── inst_ram.coe │ ├── inst_ram.mif │ ├── main.bin │ ├── main.data │ ├── main.elf │ └── test.s │ ├── rules.make │ └── start.S ├── test4 ├── golden_trace.txt ├── soc_axi_func │ ├── rtl │ │ ├── CONFREG │ │ │ └── confreg.v │ │ ├── axi_wrap │ │ │ └── axi_wrap.v │ │ ├── nexys4ddr_top.sv │ │ ├── ram_wrap │ │ │ └── axi_wrap_ram.v │ │ ├── soc_axi_lite_top.v │ │ └── xilinx_ip │ │ │ ├── axi_clock_converter │ │ │ └── axi_clock_converter.xci │ │ │ ├── axi_crossbar_1x2 │ │ │ └── axi_crossbar_1x2.xci │ │ │ ├── axi_ram │ │ │ └── axi_ram.xci │ │ │ └── clk_pll │ │ │ └── clk_pll.xci │ ├── run_vivado │ │ ├── Nexys4DDR_Master.xdc │ │ ├── mycpu_prj1 │ │ │ └── mycpu.xpr │ │ └── soc_lite.xdc │ └── testbench │ │ └── mycpu_tb.v └── soft │ └── func │ ├── Makefile │ ├── Readme_first.txt │ ├── bin.lds │ ├── bin.lds.S │ ├── convert │ ├── convert.c │ ├── include │ ├── asm.h │ ├── cpu_cde.h │ └── regdef.h │ ├── inst │ ├── 1 │ ├── Makefile │ ├── inst_test.h │ ├── n10_sltiu.S │ ├── n11_sll.S │ ├── n12_sw.S │ ├── n13_j.S │ ├── n14_jal.S │ ├── n15_jr.S │ ├── n16_beq_ds.S │ ├── n17_bne_ds.S │ ├── n18_j_ds.S │ ├── n19_jal_ds.S │ ├── n1_lui.S │ ├── n20_jr_ds.S │ ├── n21_add.S │ ├── n22_addi.S │ ├── n23_sub.S │ ├── n24_subu.S │ ├── n25_sltu.S │ ├── n26_and.S │ ├── n27_andi.S │ ├── n28_nor.S │ ├── n29_ori.S │ ├── n2_addu.S │ ├── n30_xor.S │ ├── n31_xori.S │ ├── n32_sllv.S │ ├── n33_sra.S │ ├── n34_srav.S │ ├── n35_srl.S │ ├── n36_srlv.S │ ├── n37_bgez.S │ ├── n38_bgtz.S │ ├── n39_blez.S │ ├── n3_addiu.S │ ├── n40_bltz.S │ ├── n41_bltzal.S │ ├── n42_bgezal.S │ ├── n43_jalr.S │ ├── n44_div.S │ ├── n45_divu.S │ ├── n46_mult.S │ ├── n47_multu.S │ ├── n48_mfhi.S │ ├── n49_mflo.S │ ├── n4_beq.S │ ├── n50_mthi.S │ ├── n51_mtlo.S │ ├── n52_bgez_ds.S │ ├── n53_bgtz_ds.S │ ├── n54_blez_ds.S │ ├── n55_bltz_ds.S │ ├── n56_bltzal_ds.S │ ├── n57_bgezal_ds.S │ ├── n58_jalr_ds.S │ ├── n59_lb.S │ ├── n5_bne.S │ ├── n60_lbu.S │ ├── n61_lh.S │ ├── n62_lhu.S │ ├── n63_sb.S │ ├── n64_sh.S │ ├── n65_syscall_ex.S │ ├── n66_break_ex.S │ ├── n67_add_ov_ex.S │ ├── n68_addi_ov_ex.S │ ├── n69_sub_ov_ex.S │ ├── n6_lw.S │ ├── n70_lw_adel_ex.S │ ├── n71_lh_adel_ex.S │ ├── n72_lhu_adel_ex.S │ ├── n73_sw_ades_ex.S │ ├── n74_sh_ades_ex.S │ ├── n75_ft_adel_ex.S │ ├── n76_ri_ex.S │ ├── n77_soft_int_ex.S │ ├── n78_beq_ds_ex.S │ ├── n79_bne_ds_ex.S │ ├── n7_or.S │ ├── n80_bgez_ds_ex.S │ ├── n81_bgtz_ds_ex.S │ ├── n82_blez_ds_ex.S │ ├── n83_bltz_ds_ex.S │ ├── n84_bltzal_ds_ex.S │ ├── n85_bgezal_ds_ex.S │ ├── n86_j_ds_ex.S │ ├── n87_jal_ds_ex.S │ ├── n88_jr_ds_ex.S │ ├── n89_jalr_ds_ex.S │ ├── n8_slt.S │ └── n9_slti.S │ ├── obj │ ├── axi_ram.mif │ ├── data_ram.coe │ ├── data_ram.mif │ ├── inst_ram.coe │ ├── inst_ram.mif │ ├── main.bin │ ├── main.data │ ├── main.elf │ └── test.s │ ├── rules.make │ └── start.S └── test5 ├── soc_axi_perf ├── rtl │ ├── CONFREG │ │ └── confreg.v │ ├── axi_wrap │ │ └── axi_wrap.v │ ├── nexys4ddr_top.sv │ ├── ram_wrap │ │ └── axi_wrap_ram.v │ ├── soc_axi_lite_top.v │ └── xilinx_ip │ │ ├── axi_clock_converter │ │ └── axi_clock_converter.xci │ │ ├── axi_crossbar_1x2 │ │ └── axi_crossbar_1x2.xci │ │ ├── axi_ram │ │ └── axi_ram.xci │ │ └── clk_pll │ │ └── clk_pll.xci ├── run_vivado │ ├── Nexys4DDR_Master.xdc │ ├── mycpu_prj1 │ │ ├── mycpu.xpr │ │ └── run_allbench.tcl │ └── soc_lite.xdc └── testbench │ └── mycpu_tb.v └── soft └── perf_func ├── Makefile ├── Readme_first.txt ├── bench ├── Makefile ├── bitcount │ ├── LICENSE │ ├── Makefile │ ├── bitarray.c │ ├── bitcnt_1.c │ ├── bitcnt_2.c │ ├── bitcnt_3.c │ ├── bitcnt_4.c │ ├── bitcnts.c │ ├── bitops.h │ ├── bitstrng.c │ ├── bstr_i.c │ ├── conio.h │ ├── extkword.h │ ├── shell1.c │ └── sniptype.h ├── bubble_sort │ ├── Makefile │ ├── bubble_sort.c │ └── shell2.c ├── coremark │ ├── LICENSE.txt │ ├── Makefile │ ├── common_coremark.h │ ├── core_list_join.c │ ├── core_main.c │ ├── core_matrix.c │ ├── core_portme.c │ ├── core_portme.h │ ├── core_state.c │ ├── core_util.c │ ├── coremark.h │ └── shell3.c ├── crc32 │ ├── LICENSE │ ├── Makefile │ ├── crc.h │ ├── crc32.c │ ├── shell4.c │ └── sniptype.h ├── dhrystone │ ├── Makefile │ ├── dhry.h │ ├── dhry_1.c │ ├── dhry_2.c │ └── shell5.c ├── quick_sort │ ├── Makefile │ ├── quick_sort.c │ └── shell6.c ├── select_sort │ ├── Makefile │ ├── select_sort.c │ └── shell7.c ├── sha │ ├── LICENSE │ ├── Makefile │ ├── sha.c │ ├── sha.h │ ├── sha_driver.c │ └── shell8.c ├── stream_copy │ ├── Makefile │ ├── shell9.c │ └── stream_copy.c └── stringsearch │ ├── LICENSE │ ├── Makefile │ ├── bmhasrch.c │ ├── bmhisrch.c │ ├── bmhsrch.c │ ├── pbmsrch_small.c │ ├── search.h │ └── shell10.c ├── bin.lds.S ├── convert.c ├── include ├── asm │ ├── addrspace.h │ ├── asm.h │ ├── cacheops.h │ ├── context.h │ ├── mipsregs.h │ ├── page.h │ ├── r4kcache.h │ └── regdef.h ├── cmdline.h ├── common.h ├── const.h ├── cpu.h ├── errno.h ├── irq.h ├── machine.h ├── math.h ├── ns16550.h ├── stdio.h ├── stdlib.h ├── string.h └── time.h ├── lib ├── Makefile ├── atob.c ├── cache.c ├── cmdline.c ├── exception.c ├── getchar.c ├── guess.c ├── irq.c ├── malloc.c ├── memcmp.c ├── memcpy.c ├── memset.c ├── newprintf.c ├── now.c ├── printbase.c ├── printf.c ├── printhex.c ├── putchar.c ├── puts.c ├── rules.make ├── sprintf.c ├── sscanf.c ├── stdio.c ├── str_fmt.c ├── strcat.c ├── strchr.c ├── strcmp.c ├── strcpy.c ├── strcspn.c ├── strichr.c ├── string.c ├── strncmp.c ├── strncpy.c ├── strspn.c ├── strtok.c ├── strtoul.c ├── strtoupp.c ├── testchar.c ├── time.c ├── toupper.c ├── udelay.c └── vsprintf.c ├── obj ├── allbench │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── bitcount │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── bubble_sort │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── coremark │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── crc32 │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── dhrystone │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── quick_sort │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── select_sort │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── sha │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s ├── stream_copy │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s └── stringsearch │ ├── axi_ram.coe │ ├── axi_ram.mif │ ├── inst_data.bin │ ├── main.elf │ └── test.s └── start.S /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/README.md -------------------------------------------------------------------------------- /compile_flags.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/compile_flags.txt -------------------------------------------------------------------------------- /doc/.gitignore: -------------------------------------------------------------------------------- 1 | book 2 | -------------------------------------------------------------------------------- /doc/Makefile.doc.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/Makefile.doc.mk -------------------------------------------------------------------------------- /doc/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/README.md -------------------------------------------------------------------------------- /doc/book.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/book.toml -------------------------------------------------------------------------------- /doc/custom.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/custom.css -------------------------------------------------------------------------------- /doc/src/SUMMARY.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/SUMMARY.md -------------------------------------------------------------------------------- /doc/src/arch-lab/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/README.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab0.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab0.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab1.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab1.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab2a.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab2a.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab2b.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab2b.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab3a.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab3a.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab3b.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab3b.md -------------------------------------------------------------------------------- /doc/src/arch-lab/lab4.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/arch-lab/lab4.md -------------------------------------------------------------------------------- /doc/src/asset/banner.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/banner.json -------------------------------------------------------------------------------- /doc/src/asset/banner.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/banner.svg -------------------------------------------------------------------------------- /doc/src/asset/faq/log-all-signals.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/faq/log-all-signals.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/refcpu-test1-on-board.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/refcpu-test1-on-board.jpg -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado-refcpu-test1-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado-refcpu-test1-1.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado-refcpu-test1-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado-refcpu-test1-2.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado-refcpu-test1-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado-refcpu-test1-3.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado-refcpu-test1-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado-refcpu-test1-4.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado-refcpu-test1-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado-refcpu-test1-5.png -------------------------------------------------------------------------------- /doc/src/asset/lab0/vivado.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab0/vivado.png -------------------------------------------------------------------------------- /doc/src/asset/lab1/5-stage.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/5-stage.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/5-stage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/5-stage.png -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/addiu.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/addiu.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/addiu.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/addiu.svg -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/addu.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/addu.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/addu.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/addu.svg -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/jal.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/jal.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/jal.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/jal.svg -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/sw.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/sw.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/datapath/sw.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/datapath/sw.svg -------------------------------------------------------------------------------- /doc/src/asset/lab1/forward.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/forward.drawio -------------------------------------------------------------------------------- /doc/src/asset/lab1/forward.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab1/forward.svg -------------------------------------------------------------------------------- /doc/src/asset/lab2/byte-lanes.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/byte-lanes.json -------------------------------------------------------------------------------- /doc/src/asset/lab2/byte-lanes.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/byte-lanes.svg -------------------------------------------------------------------------------- /doc/src/asset/lab2/div_path.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/div_path.png -------------------------------------------------------------------------------- /doc/src/asset/lab2/multi-cycle.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/multi-cycle.json -------------------------------------------------------------------------------- /doc/src/asset/lab2/multi-cycle.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/multi-cycle.svg -------------------------------------------------------------------------------- /doc/src/asset/lab2/pipelined.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/pipelined.json -------------------------------------------------------------------------------- /doc/src/asset/lab2/pipelined.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/pipelined.svg -------------------------------------------------------------------------------- /doc/src/asset/lab2/single-cycle.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/single-cycle.json -------------------------------------------------------------------------------- /doc/src/asset/lab2/single-cycle.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/single-cycle.svg -------------------------------------------------------------------------------- /doc/src/asset/lab2/skylake-cache.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/skylake-cache.png -------------------------------------------------------------------------------- /doc/src/asset/lab2/store-buffer.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/store-buffer.json -------------------------------------------------------------------------------- /doc/src/asset/lab2/store-buffer.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab2/store-buffer.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/cache-hierarchy: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/cache-hierarchy -------------------------------------------------------------------------------- /doc/src/asset/lab3/cache-hierarchy.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/cache-hierarchy.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/cbus-transaction.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/cbus-transaction.json -------------------------------------------------------------------------------- /doc/src/asset/lab3/cbus-transaction.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/cbus-transaction.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/index-offset.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/index-offset.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/long-path.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/long-path.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/mcdonalds.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/mcdonalds.jpg -------------------------------------------------------------------------------- /doc/src/asset/lab3/memory-segments.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/memory-segments.png -------------------------------------------------------------------------------- /doc/src/asset/lab3/offset-pad.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/offset-pad.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/offset.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/offset.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/skid-buffer-demo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/skid-buffer-demo -------------------------------------------------------------------------------- /doc/src/asset/lab3/skid-buffer-interface.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/skid-buffer-interface.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/skid-buffer-mux.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/skid-buffer-mux.svg -------------------------------------------------------------------------------- /doc/src/asset/lab3/tag-index-offset.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/lab3/tag-index-offset.svg -------------------------------------------------------------------------------- /doc/src/asset/misc/always-comb-schematic.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/always-comb-schematic.svg -------------------------------------------------------------------------------- /doc/src/asset/misc/demo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/demo.png -------------------------------------------------------------------------------- /doc/src/asset/misc/dsp48.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/dsp48.png -------------------------------------------------------------------------------- /doc/src/asset/misc/flip-flop.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/flip-flop.png -------------------------------------------------------------------------------- /doc/src/asset/misc/fpga-architecture.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/fpga-architecture.png -------------------------------------------------------------------------------- /doc/src/asset/misc/fpga-components.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/fpga-components.png -------------------------------------------------------------------------------- /doc/src/asset/misc/gtkwave-navigate.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/gtkwave-navigate.gif -------------------------------------------------------------------------------- /doc/src/asset/misc/gtkwave-search-tree.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/gtkwave-search-tree.png -------------------------------------------------------------------------------- /doc/src/asset/misc/lut.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/lut.png -------------------------------------------------------------------------------- /doc/src/asset/misc/shift-register.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/shift-register.png -------------------------------------------------------------------------------- /doc/src/asset/misc/sr-latch-warning.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/misc/sr-latch-warning.png -------------------------------------------------------------------------------- /doc/src/asset/project/amd19h.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/amd19h.png -------------------------------------------------------------------------------- /doc/src/asset/project/bank: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/bank -------------------------------------------------------------------------------- /doc/src/asset/project/bank.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/bank.svg -------------------------------------------------------------------------------- /doc/src/asset/project/frequency.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/frequency.png -------------------------------------------------------------------------------- /doc/src/asset/project/icelake.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/icelake.png -------------------------------------------------------------------------------- /doc/src/asset/project/lutram-vs-bram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/lutram-vs-bram.png -------------------------------------------------------------------------------- /doc/src/asset/project/riscv-boom.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/riscv-boom.png -------------------------------------------------------------------------------- /doc/src/asset/project/score_board.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/score_board.jpg -------------------------------------------------------------------------------- /doc/src/asset/project/score_refcpu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/score_refcpu.png -------------------------------------------------------------------------------- /doc/src/asset/project/wns.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/asset/project/wns.png -------------------------------------------------------------------------------- /doc/src/contributors.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/contributors.md -------------------------------------------------------------------------------- /doc/src/directory-structure.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/directory-structure.md -------------------------------------------------------------------------------- /doc/src/faq.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/faq.md -------------------------------------------------------------------------------- /doc/src/misc/README.md: -------------------------------------------------------------------------------- 1 | # 附加资料 2 | 3 | 这一部分包含一些与实验内容相关的资料。 4 | -------------------------------------------------------------------------------- /doc/src/misc/external.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/external.md -------------------------------------------------------------------------------- /doc/src/misc/fpga.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/fpga.md -------------------------------------------------------------------------------- /doc/src/misc/gtkwave.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/gtkwave.md -------------------------------------------------------------------------------- /doc/src/misc/instruction.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/instruction.md -------------------------------------------------------------------------------- /doc/src/misc/unopt.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/unopt.md -------------------------------------------------------------------------------- /doc/src/misc/verilate.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/misc/verilate.md -------------------------------------------------------------------------------- /doc/src/project/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/project/README.md -------------------------------------------------------------------------------- /doc/src/project/task1.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/project/task1.md -------------------------------------------------------------------------------- /doc/src/project/task2.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/project/task2.md -------------------------------------------------------------------------------- /doc/src/project/task3.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/project/task3.md -------------------------------------------------------------------------------- /doc/src/schedule.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/src/schedule.md -------------------------------------------------------------------------------- /doc/theme/favicon.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/theme/favicon.png -------------------------------------------------------------------------------- /doc/theme/favicon.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/theme/favicon.svg -------------------------------------------------------------------------------- /doc/theme/highlight.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/theme/highlight.css -------------------------------------------------------------------------------- /doc/theme/highlight.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/doc/theme/highlight.js -------------------------------------------------------------------------------- /misc/Makefile.misc.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/Makefile.misc.mk -------------------------------------------------------------------------------- /misc/demo.fst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/demo.fst -------------------------------------------------------------------------------- /misc/demo.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/demo.gtkw -------------------------------------------------------------------------------- /misc/dump-instruction-table.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/dump-instruction-table.py -------------------------------------------------------------------------------- /misc/echo/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/echo/.gitignore -------------------------------------------------------------------------------- /misc/echo/compile.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/echo/compile.sh -------------------------------------------------------------------------------- /misc/echo/echo.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/echo/echo.coe -------------------------------------------------------------------------------- /misc/echo/echo.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/echo/echo.s -------------------------------------------------------------------------------- /misc/greet/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/.gitignore -------------------------------------------------------------------------------- /misc/greet/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/Makefile -------------------------------------------------------------------------------- /misc/greet/greet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/greet.c -------------------------------------------------------------------------------- /misc/greet/greet.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/greet.coe -------------------------------------------------------------------------------- /misc/greet/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/linker.ld -------------------------------------------------------------------------------- /misc/greet/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/greet/start.s -------------------------------------------------------------------------------- /misc/hello/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/hello/.gitignore -------------------------------------------------------------------------------- /misc/hello/compile.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/hello/compile.sh -------------------------------------------------------------------------------- /misc/hello/hello.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/hello/hello.coe -------------------------------------------------------------------------------- /misc/hello/hello.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/hello/hello.s -------------------------------------------------------------------------------- /misc/nscscc/bitcount.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/bitcount/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/bubble_sort.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/bubble_sort/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/coremark.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/coremark/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/crc32.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/crc32/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/dhrystone.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/dhrystone/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/func_test.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/nscscc/func_test.coe -------------------------------------------------------------------------------- /misc/nscscc/func_test.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/nscscc/func_test.txt -------------------------------------------------------------------------------- /misc/nscscc/quick_sort.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/quick_sort/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/select_sort.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/select_sort/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/sha.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/sha/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/stream_copy.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/stream_copy/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/stringsearch.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test5/soft/perf_func/obj/stringsearch/axi_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/test1.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test1/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/test1.txt: -------------------------------------------------------------------------------- 1 | ../../vivado/test1/golden_trace.txt -------------------------------------------------------------------------------- /misc/nscscc/test2.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test2/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/test2.txt: -------------------------------------------------------------------------------- 1 | ../../vivado/test2/golden_trace.txt -------------------------------------------------------------------------------- /misc/nscscc/test3.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test3/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/test3.txt: -------------------------------------------------------------------------------- 1 | ../../vivado/test3/golden_trace.txt -------------------------------------------------------------------------------- /misc/nscscc/test4.coe: -------------------------------------------------------------------------------- 1 | ../../vivado/test4/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /misc/nscscc/test4.txt: -------------------------------------------------------------------------------- 1 | ../../vivado/test4/golden_trace.txt -------------------------------------------------------------------------------- /misc/prune.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/prune.sh -------------------------------------------------------------------------------- /misc/slides/final-project-topics.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/slides/final-project-topics.pdf -------------------------------------------------------------------------------- /misc/slides/ram-on-fpga.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/slides/ram-on-fpga.pdf -------------------------------------------------------------------------------- /misc/std/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/std/.gitignore -------------------------------------------------------------------------------- /misc/std/coremark.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/std/coremark.txt -------------------------------------------------------------------------------- /misc/verilator-example/access/.gitignore: -------------------------------------------------------------------------------- 1 | obj_dir/ 2 | a.out 3 | compile_flags.txt 4 | -------------------------------------------------------------------------------- /misc/verilator-example/access/Bits.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/verilator-example/access/Bits.cpp -------------------------------------------------------------------------------- /misc/verilator-example/access/Bits.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/verilator-example/access/Bits.sv -------------------------------------------------------------------------------- /misc/verilator-example/access/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/misc/verilator-example/access/Makefile -------------------------------------------------------------------------------- /misc/verilator-example/access/README.md: -------------------------------------------------------------------------------- 1 | ```shell 2 | make 3 | ./a.out 4 | ``` 5 | -------------------------------------------------------------------------------- /source/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/README.md -------------------------------------------------------------------------------- /source/add_common.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/add_common.tcl -------------------------------------------------------------------------------- /source/external/.gitattributes: -------------------------------------------------------------------------------- 1 | * linguist-vendored 2 | -------------------------------------------------------------------------------- /source/external/xpm_memory.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/external/xpm_memory.sv -------------------------------------------------------------------------------- /source/include/access.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/access.svh -------------------------------------------------------------------------------- /source/include/bus_decl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/bus_decl -------------------------------------------------------------------------------- /source/include/common.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/common.svh -------------------------------------------------------------------------------- /source/include/mycpu/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /source/include/ooo/defs.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/ooo/defs.svh -------------------------------------------------------------------------------- /source/include/ooo/uop.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/ooo/uop.svh -------------------------------------------------------------------------------- /source/include/refcpu/context.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/context.svh -------------------------------------------------------------------------------- /source/include/refcpu/cp0.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/cp0.svh -------------------------------------------------------------------------------- /source/include/refcpu/defs.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/defs.svh -------------------------------------------------------------------------------- /source/include/refcpu/impl.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/impl.svh -------------------------------------------------------------------------------- /source/include/refcpu/instr.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/instr.svh -------------------------------------------------------------------------------- /source/include/refcpu/shortcut.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/refcpu/shortcut.svh -------------------------------------------------------------------------------- /source/include/sramx.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/include/sramx.svh -------------------------------------------------------------------------------- /source/mycpu/DCache.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/DCache.sv -------------------------------------------------------------------------------- /source/mycpu/ICache.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/ICache.sv -------------------------------------------------------------------------------- /source/mycpu/MyArbiter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/MyArbiter.sv -------------------------------------------------------------------------------- /source/mycpu/MyCore.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/MyCore.sv -------------------------------------------------------------------------------- /source/mycpu/SRAMTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/SRAMTop.sv -------------------------------------------------------------------------------- /source/mycpu/VCacheTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/VCacheTop.sv -------------------------------------------------------------------------------- /source/mycpu/VTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/VTop.sv -------------------------------------------------------------------------------- /source/mycpu/add_sources.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/add_sources.tcl -------------------------------------------------------------------------------- /source/mycpu/mycpu_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/mycpu/mycpu_top.sv -------------------------------------------------------------------------------- /source/ooo/VPipe.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/VPipe.sv -------------------------------------------------------------------------------- /source/ooo/VRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/VRAM.sv -------------------------------------------------------------------------------- /source/ooo/VTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/VTop.sv -------------------------------------------------------------------------------- /source/ooo/src/core/Adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/Adder.sv -------------------------------------------------------------------------------- /source/ooo/src/core/Commit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/Commit.sv -------------------------------------------------------------------------------- /source/ooo/src/core/Dispatch.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/Dispatch.sv -------------------------------------------------------------------------------- /source/ooo/src/core/Issue.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/Issue.sv -------------------------------------------------------------------------------- /source/ooo/src/core/Mult.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/Mult.sv -------------------------------------------------------------------------------- /source/ooo/src/core/RegisterFile.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/core/RegisterFile.sv -------------------------------------------------------------------------------- /source/ooo/src/util/BypassBuffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/BypassBuffer.sv -------------------------------------------------------------------------------- /source/ooo/src/util/DistributedRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/DistributedRAM.sv -------------------------------------------------------------------------------- /source/ooo/src/util/FFRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/FFRAM.sv -------------------------------------------------------------------------------- /source/ooo/src/util/LVTRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/LVTRAM.sv -------------------------------------------------------------------------------- /source/ooo/src/util/Pipe.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/Pipe.sv -------------------------------------------------------------------------------- /source/ooo/src/util/XORRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ooo/src/util/XORRAM.sv -------------------------------------------------------------------------------- /source/ram/BRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ram/BRAM.sv -------------------------------------------------------------------------------- /source/ram/LUTRAM.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ram/LUTRAM.sv -------------------------------------------------------------------------------- /source/ram/LUTRAMTest.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/ram/LUTRAMTest.sv -------------------------------------------------------------------------------- /source/refcpu/AddressTranslator.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/AddressTranslator.sv -------------------------------------------------------------------------------- /source/refcpu/Core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/Core.sv -------------------------------------------------------------------------------- /source/refcpu/CoreProxy.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/CoreProxy.sv -------------------------------------------------------------------------------- /source/refcpu/Debugger.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/Debugger.sv -------------------------------------------------------------------------------- /source/refcpu/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/README.md -------------------------------------------------------------------------------- /source/refcpu/SRAMTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/SRAMTop.sv -------------------------------------------------------------------------------- /source/refcpu/StupidBuffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/StupidBuffer.sv -------------------------------------------------------------------------------- /source/refcpu/VCacheTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/VCacheTop.sv -------------------------------------------------------------------------------- /source/refcpu/VTop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/VTop.sv -------------------------------------------------------------------------------- /source/refcpu/add_sources.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/add_sources.tcl -------------------------------------------------------------------------------- /source/refcpu/impl/AddrCheck.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/AddrCheck.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Arithmetic.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Arithmetic.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Branch.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Branch.sv -------------------------------------------------------------------------------- /source/refcpu/impl/BranchEval.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/BranchEval.sv -------------------------------------------------------------------------------- /source/refcpu/impl/COP0Access.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/COP0Access.sv -------------------------------------------------------------------------------- /source/refcpu/impl/COP0Decode.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/COP0Decode.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Commit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Commit.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Decode.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Decode.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Exception.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Exception.sv -------------------------------------------------------------------------------- /source/refcpu/impl/ExceptionReturn.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/ExceptionReturn.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Fetch.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Fetch.sv -------------------------------------------------------------------------------- /source/refcpu/impl/FetchAddrSent.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/FetchAddrSent.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Load.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Load.sv -------------------------------------------------------------------------------- /source/refcpu/impl/LoadAddrSent.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/LoadAddrSent.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Loaded.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Loaded.sv -------------------------------------------------------------------------------- /source/refcpu/impl/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/README.md -------------------------------------------------------------------------------- /source/refcpu/impl/RType.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/RType.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Store.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Store.sv -------------------------------------------------------------------------------- /source/refcpu/impl/StoreAddrSent.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/StoreAddrSent.sv -------------------------------------------------------------------------------- /source/refcpu/impl/Unknown.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/impl/Unknown.sv -------------------------------------------------------------------------------- /source/refcpu/mycpu_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/refcpu/mycpu_top.sv -------------------------------------------------------------------------------- /source/util/CBusArbiter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/CBusArbiter.sv -------------------------------------------------------------------------------- /source/util/CBusMultiplexer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/CBusMultiplexer.sv -------------------------------------------------------------------------------- /source/util/CBusToAXI.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/CBusToAXI.sv -------------------------------------------------------------------------------- /source/util/DBusToCBus.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/DBusToCBus.sv -------------------------------------------------------------------------------- /source/util/DBusToSRAMx.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/DBusToSRAMx.sv -------------------------------------------------------------------------------- /source/util/IBusToCBus.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/IBusToCBus.sv -------------------------------------------------------------------------------- /source/util/IBusToSRAMx.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/source/util/IBusToSRAMx.sv -------------------------------------------------------------------------------- /source/util/README.md: -------------------------------------------------------------------------------- 1 | Helper modules, e.g. Arbiter, IBusToCBus. -------------------------------------------------------------------------------- /verilate/.gitignore: -------------------------------------------------------------------------------- 1 | # clangd 2 | compile_flags.txt 3 | -------------------------------------------------------------------------------- /verilate/Makefile.verilate.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/Makefile.verilate.mk -------------------------------------------------------------------------------- /verilate/Makefile.vsim.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/Makefile.vsim.mk -------------------------------------------------------------------------------- /verilate/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/README.md -------------------------------------------------------------------------------- /verilate/include/axi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/axi.h -------------------------------------------------------------------------------- /verilate/include/bus.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/bus.h -------------------------------------------------------------------------------- /verilate/include/cell.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/cell.h -------------------------------------------------------------------------------- /verilate/include/common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/common.h -------------------------------------------------------------------------------- /verilate/include/confreg.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/confreg.h -------------------------------------------------------------------------------- /verilate/include/diff.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/diff.h -------------------------------------------------------------------------------- /verilate/include/memory.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/memory.h -------------------------------------------------------------------------------- /verilate/include/model.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/model.h -------------------------------------------------------------------------------- /verilate/include/reference.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/reference.h -------------------------------------------------------------------------------- /verilate/include/runner.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/runner.h -------------------------------------------------------------------------------- /verilate/include/testbench.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/testbench.h -------------------------------------------------------------------------------- /verilate/include/thirdparty/CLI11.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/thirdparty/CLI11.hpp -------------------------------------------------------------------------------- /verilate/include/thirdparty/nameof.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/include/thirdparty/nameof.hpp -------------------------------------------------------------------------------- /verilate/source/cbus_device.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/cbus_device.cpp -------------------------------------------------------------------------------- /verilate/source/common.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/common.cpp -------------------------------------------------------------------------------- /verilate/source/confreg.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/confreg.cpp -------------------------------------------------------------------------------- /verilate/source/diff.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/diff.cpp -------------------------------------------------------------------------------- /verilate/source/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/main.cpp -------------------------------------------------------------------------------- /verilate/source/memory.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/memory.cpp -------------------------------------------------------------------------------- /verilate/source/model.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/model.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/cache_ref.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/cache_ref.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/cache_ref.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/cache_ref.h -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/defs.h -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/mycache.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/mycache.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/mycache.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/mycache.h -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/tests.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VCacheTop/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VCacheTop/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VTop/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VTop/defs.h -------------------------------------------------------------------------------- /verilate/source/mycpu/VTop/mycpu.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VTop/mycpu.cpp -------------------------------------------------------------------------------- /verilate/source/mycpu/VTop/mycpu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VTop/mycpu.h -------------------------------------------------------------------------------- /verilate/source/mycpu/VTop/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/mycpu/VTop/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VPipe/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VPipe/defs.h -------------------------------------------------------------------------------- /verilate/source/ooo/VPipe/pipe.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VPipe/pipe.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VPipe/pipe.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VPipe/pipe.h -------------------------------------------------------------------------------- /verilate/source/ooo/VPipe/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VPipe/tests.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VPipe/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VPipe/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VRAM/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VRAM/defs.h -------------------------------------------------------------------------------- /verilate/source/ooo/VRAM/ram.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VRAM/ram.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VRAM/ram.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VRAM/ram.h -------------------------------------------------------------------------------- /verilate/source/ooo/VRAM/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VRAM/tests.cpp -------------------------------------------------------------------------------- /verilate/source/ooo/VRAM/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/ooo/VRAM/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/cache_ref.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/cache_ref.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/defs.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/stupid.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/stupid.cpp -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/stupid.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/stupid.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/tests.cpp -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/tests.inl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/tests.inl -------------------------------------------------------------------------------- /verilate/source/refcpu/VCacheTop/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VCacheTop/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/refcpu/VTop/context.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VTop/context.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VTop/defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VTop/defs.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VTop/refcpu.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VTop/refcpu.cpp -------------------------------------------------------------------------------- /verilate/source/refcpu/VTop/refcpu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VTop/refcpu.h -------------------------------------------------------------------------------- /verilate/source/refcpu/VTop/vmain.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/refcpu/VTop/vmain.cpp -------------------------------------------------------------------------------- /verilate/source/testbench.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/verilate/source/testbench.cpp -------------------------------------------------------------------------------- /vivado/.gitattributes: -------------------------------------------------------------------------------- 1 | * linguist-vendored 2 | -------------------------------------------------------------------------------- /vivado/README.md: -------------------------------------------------------------------------------- 1 | Vivado-related files, including testbenches and SoC from NSCSCC. 2 | -------------------------------------------------------------------------------- /vivado/test1/golden_trace.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/golden_trace.txt -------------------------------------------------------------------------------- /vivado/test1/soft/func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/Makefile -------------------------------------------------------------------------------- /vivado/test1/soft/func/Readme_first.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/Readme_first.txt -------------------------------------------------------------------------------- /vivado/test1/soft/func/bin.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/bin.lds -------------------------------------------------------------------------------- /vivado/test1/soft/func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/convert: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/convert -------------------------------------------------------------------------------- /vivado/test1/soft/func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/convert.c -------------------------------------------------------------------------------- /vivado/test1/soft/func/include/asm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/include/asm.h -------------------------------------------------------------------------------- /vivado/test1/soft/func/include/cpu_cde.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/include/cpu_cde.h -------------------------------------------------------------------------------- /vivado/test1/soft/func/include/regdef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/include/regdef.h -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/1 -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/Makefile -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/inst_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/inst_test.h -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n10_sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n10_sltiu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n11_sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n11_sll.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n12_sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n12_sw.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n13_j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n13_j.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n14_jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n14_jal.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n15_jr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n15_jr.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n16_beq_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n16_beq_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n17_bne_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n17_bne_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n18_j_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n18_j_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n19_jal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n19_jal_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n1_lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n1_lui.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n20_jr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n20_jr_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n21_add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n21_add.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n22_addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n22_addi.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n23_sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n23_sub.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n24_subu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n24_subu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n25_sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n25_sltu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n26_and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n26_and.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n27_andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n27_andi.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n28_nor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n28_nor.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n29_ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n29_ori.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n2_addu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n2_addu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n30_xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n30_xor.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n31_xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n31_xori.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n32_sllv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n32_sllv.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n33_sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n33_sra.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n34_srav.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n34_srav.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n35_srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n35_srl.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n36_srlv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n36_srlv.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n37_bgez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n37_bgez.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n38_bgtz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n38_bgtz.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n39_blez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n39_blez.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n3_addiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n3_addiu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n40_bltz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n40_bltz.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n41_bltzal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n41_bltzal.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n42_bgezal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n42_bgezal.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n43_jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n43_jalr.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n44_div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n44_div.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n45_divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n45_divu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n46_mult.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n46_mult.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n47_multu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n47_multu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n48_mfhi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n48_mfhi.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n49_mflo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n49_mflo.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n4_beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n4_beq.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n50_mthi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n50_mthi.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n51_mtlo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n51_mtlo.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n52_bgez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n52_bgez_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n53_bgtz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n53_bgtz_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n54_blez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n54_blez_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n55_bltz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n55_bltz_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n56_bltzal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n56_bltzal_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n57_bgezal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n57_bgezal_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n58_jalr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n58_jalr_ds.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n59_lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n59_lb.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n5_bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n5_bne.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n60_lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n60_lbu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n61_lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n61_lh.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n62_lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n62_lhu.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n63_sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n63_sb.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n64_sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n64_sh.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n65_syscall_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n65_syscall_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n66_break_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n66_break_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n67_add_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n67_add_ov_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n68_addi_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n68_addi_ov_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n69_sub_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n69_sub_ov_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n6_lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n6_lw.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n70_lw_adel_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n70_lw_adel_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n71_lh_adel_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n71_lh_adel_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n72_lhu_adel_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n72_lhu_adel_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n73_sw_ades_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n73_sw_ades_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n74_sh_ades_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n74_sh_ades_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n75_ft_adel_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n75_ft_adel_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n76_ri_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n76_ri_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n77_soft_int_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n77_soft_int_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n78_beq_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n78_beq_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n79_bne_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n79_bne_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n7_or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n7_or.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n80_bgez_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n80_bgez_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n81_bgtz_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n81_bgtz_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n82_blez_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n82_blez_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n83_bltz_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n83_bltz_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n86_j_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n86_j_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n87_jal_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n87_jal_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n88_jr_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n88_jr_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n89_jalr_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n89_jalr_ds_ex.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n8_slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n8_slt.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/inst/n9_slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/inst/n9_slti.S -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/axi_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/axi_ram.mif -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/data_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/data_ram.coe -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/data_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/data_ram.mif -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/inst_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/inst_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/inst_ram.mif -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/main.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/main.bin -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/main.data: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/main.elf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/main.elf -------------------------------------------------------------------------------- /vivado/test1/soft/func/obj/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/obj/test.s -------------------------------------------------------------------------------- /vivado/test1/soft/func/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/rules.make -------------------------------------------------------------------------------- /vivado/test1/soft/func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1/soft/func/start.S -------------------------------------------------------------------------------- /vivado/test1_naive/golden_trace.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/golden_trace.txt -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/Makefile -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/Readme_first.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/Readme_first.txt -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/bin.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/bin.lds -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/convert: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/convert -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/convert.c -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/include/asm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/include/asm.h -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/include/regdef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/include/regdef.h -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/1 -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/Makefile -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/inst_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/inst_test.h -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n10_sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n10_sltiu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n11_sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n11_sll.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n12_sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n12_sw.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n13_j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n13_j.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n14_jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n14_jal.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n15_jr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n15_jr.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n18_j_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n18_j_ds.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n1_lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n1_lui.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n20_jr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n20_jr_ds.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n21_add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n21_add.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n22_addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n22_addi.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n23_sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n23_sub.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n24_subu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n24_subu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n25_sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n25_sltu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n26_and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n26_and.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n27_andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n27_andi.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n28_nor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n28_nor.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n29_ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n29_ori.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n2_addu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n2_addu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n30_xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n30_xor.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n31_xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n31_xori.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n32_sllv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n32_sllv.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n33_sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n33_sra.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n34_srav.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n34_srav.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n35_srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n35_srl.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n36_srlv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n36_srlv.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n37_bgez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n37_bgez.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n38_bgtz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n38_bgtz.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n39_blez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n39_blez.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n3_addiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n3_addiu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n40_bltz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n40_bltz.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n43_jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n43_jalr.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n44_div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n44_div.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n45_divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n45_divu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n4_beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n4_beq.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n59_lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n59_lb.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n5_bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n5_bne.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n60_lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n60_lbu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n61_lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n61_lh.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n62_lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n62_lhu.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n63_sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n63_sb.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n64_sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n64_sh.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n6_lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n6_lw.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n7_or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n7_or.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n8_slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n8_slt.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/inst/n9_slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/inst/n9_slti.S -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/obj/main.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/obj/main.bin -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/obj/main.data: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/obj/main.elf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/obj/main.elf -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/obj/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/obj/test.s -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/rules.make -------------------------------------------------------------------------------- /vivado/test1_naive/soft/func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test1_naive/soft/func/start.S -------------------------------------------------------------------------------- /vivado/test2/golden_trace.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/golden_trace.txt -------------------------------------------------------------------------------- /vivado/test2/soft/func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/Makefile -------------------------------------------------------------------------------- /vivado/test2/soft/func/Readme_first.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/Readme_first.txt -------------------------------------------------------------------------------- /vivado/test2/soft/func/bin.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/bin.lds -------------------------------------------------------------------------------- /vivado/test2/soft/func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/convert: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/convert -------------------------------------------------------------------------------- /vivado/test2/soft/func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/convert.c -------------------------------------------------------------------------------- /vivado/test2/soft/func/include/asm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/include/asm.h -------------------------------------------------------------------------------- /vivado/test2/soft/func/include/cpu_cde.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/include/cpu_cde.h -------------------------------------------------------------------------------- /vivado/test2/soft/func/include/regdef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/include/regdef.h -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/1 -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/Makefile -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/inst_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/inst_test.h -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n10_sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n10_sltiu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n11_sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n11_sll.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n12_sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n12_sw.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n13_j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n13_j.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n14_jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n14_jal.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n15_jr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n15_jr.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n16_beq_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n16_beq_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n17_bne_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n17_bne_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n18_j_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n18_j_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n19_jal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n19_jal_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n1_lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n1_lui.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n20_jr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n20_jr_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n21_add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n21_add.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n22_addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n22_addi.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n23_sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n23_sub.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n24_subu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n24_subu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n25_sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n25_sltu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n26_and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n26_and.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n27_andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n27_andi.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n28_nor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n28_nor.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n29_ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n29_ori.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n2_addu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n2_addu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n30_xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n30_xor.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n31_xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n31_xori.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n32_sllv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n32_sllv.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n33_sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n33_sra.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n34_srav.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n34_srav.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n35_srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n35_srl.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n36_srlv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n36_srlv.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n37_bgez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n37_bgez.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n38_bgtz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n38_bgtz.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n39_blez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n39_blez.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n3_addiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n3_addiu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n40_bltz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n40_bltz.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n41_bltzal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n41_bltzal.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n42_bgezal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n42_bgezal.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n43_jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n43_jalr.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n44_div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n44_div.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n45_divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n45_divu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n46_mult.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n46_mult.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n47_multu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n47_multu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n48_mfhi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n48_mfhi.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n49_mflo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n49_mflo.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n4_beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n4_beq.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n50_mthi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n50_mthi.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n51_mtlo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n51_mtlo.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n52_bgez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n52_bgez_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n53_bgtz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n53_bgtz_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n54_blez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n54_blez_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n55_bltz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n55_bltz_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n56_bltzal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n56_bltzal_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n57_bgezal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n57_bgezal_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n58_jalr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n58_jalr_ds.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n59_lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n59_lb.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n5_bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n5_bne.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n60_lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n60_lbu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n61_lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n61_lh.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n62_lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n62_lhu.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n63_sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n63_sb.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n64_sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n64_sh.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n66_break_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n66_break_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n67_add_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n67_add_ov_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n69_sub_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n69_sub_ov_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n6_lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n6_lw.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n76_ri_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n76_ri_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n78_beq_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n78_beq_ds_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n79_bne_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n79_bne_ds_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n7_or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n7_or.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n86_j_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n86_j_ds_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n87_jal_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n87_jal_ds_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n88_jr_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n88_jr_ds_ex.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n8_slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n8_slt.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/inst/n9_slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/inst/n9_slti.S -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/axi_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/axi_ram.mif -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/data_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/data_ram.coe -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/data_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/data_ram.mif -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/inst_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/inst_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/inst_ram.mif -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/main.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/main.bin -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/main.data: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/main.elf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/main.elf -------------------------------------------------------------------------------- /vivado/test2/soft/func/obj/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/obj/test.s -------------------------------------------------------------------------------- /vivado/test2/soft/func/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/rules.make -------------------------------------------------------------------------------- /vivado/test2/soft/func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test2/soft/func/start.S -------------------------------------------------------------------------------- /vivado/test3/golden_trace.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/golden_trace.txt -------------------------------------------------------------------------------- /vivado/test3/soft/func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/Makefile -------------------------------------------------------------------------------- /vivado/test3/soft/func/Readme_first.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/Readme_first.txt -------------------------------------------------------------------------------- /vivado/test3/soft/func/bin.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/bin.lds -------------------------------------------------------------------------------- /vivado/test3/soft/func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/convert: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/convert -------------------------------------------------------------------------------- /vivado/test3/soft/func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/convert.c -------------------------------------------------------------------------------- /vivado/test3/soft/func/include/asm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/include/asm.h -------------------------------------------------------------------------------- /vivado/test3/soft/func/include/cpu_cde.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/include/cpu_cde.h -------------------------------------------------------------------------------- /vivado/test3/soft/func/include/regdef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/include/regdef.h -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/1 -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/Makefile -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/inst_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/inst_test.h -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n10_sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n10_sltiu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n11_sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n11_sll.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n12_sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n12_sw.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n13_j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n13_j.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n14_jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n14_jal.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n15_jr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n15_jr.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n16_beq_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n16_beq_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n17_bne_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n17_bne_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n18_j_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n18_j_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n19_jal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n19_jal_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n1_lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n1_lui.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n20_jr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n20_jr_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n21_add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n21_add.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n22_addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n22_addi.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n23_sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n23_sub.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n24_subu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n24_subu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n25_sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n25_sltu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n26_and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n26_and.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n27_andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n27_andi.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n28_nor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n28_nor.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n29_ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n29_ori.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n2_addu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n2_addu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n30_xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n30_xor.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n31_xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n31_xori.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n32_sllv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n32_sllv.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n33_sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n33_sra.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n34_srav.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n34_srav.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n35_srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n35_srl.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n36_srlv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n36_srlv.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n37_bgez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n37_bgez.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n38_bgtz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n38_bgtz.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n39_blez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n39_blez.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n3_addiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n3_addiu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n40_bltz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n40_bltz.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n41_bltzal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n41_bltzal.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n42_bgezal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n42_bgezal.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n43_jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n43_jalr.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n44_div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n44_div.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n45_divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n45_divu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n46_mult.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n46_mult.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n47_multu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n47_multu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n48_mfhi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n48_mfhi.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n49_mflo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n49_mflo.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n4_beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n4_beq.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n50_mthi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n50_mthi.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n51_mtlo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n51_mtlo.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n52_bgez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n52_bgez_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n53_bgtz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n53_bgtz_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n54_blez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n54_blez_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n55_bltz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n55_bltz_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n56_bltzal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n56_bltzal_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n57_bgezal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n57_bgezal_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n58_jalr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n58_jalr_ds.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n59_lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n59_lb.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n5_bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n5_bne.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n60_lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n60_lbu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n61_lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n61_lh.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n62_lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n62_lhu.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n63_sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n63_sb.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n64_sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n64_sh.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n66_break_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n66_break_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n67_add_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n67_add_ov_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n69_sub_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n69_sub_ov_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n6_lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n6_lw.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n76_ri_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n76_ri_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n78_beq_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n78_beq_ds_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n79_bne_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n79_bne_ds_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n7_or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n7_or.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n86_j_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n86_j_ds_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n87_jal_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n87_jal_ds_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n88_jr_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n88_jr_ds_ex.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n8_slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n8_slt.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/inst/n9_slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/inst/n9_slti.S -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/axi_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/axi_ram.mif -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/data_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/data_ram.coe -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/data_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/data_ram.mif -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/inst_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/inst_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/inst_ram.mif -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/main.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/main.bin -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/main.data: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/main.elf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/main.elf -------------------------------------------------------------------------------- /vivado/test3/soft/func/obj/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/obj/test.s -------------------------------------------------------------------------------- /vivado/test3/soft/func/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/rules.make -------------------------------------------------------------------------------- /vivado/test3/soft/func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test3/soft/func/start.S -------------------------------------------------------------------------------- /vivado/test4/golden_trace.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/golden_trace.txt -------------------------------------------------------------------------------- /vivado/test4/soft/func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/Makefile -------------------------------------------------------------------------------- /vivado/test4/soft/func/Readme_first.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/Readme_first.txt -------------------------------------------------------------------------------- /vivado/test4/soft/func/bin.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/bin.lds -------------------------------------------------------------------------------- /vivado/test4/soft/func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/convert: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/convert -------------------------------------------------------------------------------- /vivado/test4/soft/func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/convert.c -------------------------------------------------------------------------------- /vivado/test4/soft/func/include/asm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/include/asm.h -------------------------------------------------------------------------------- /vivado/test4/soft/func/include/cpu_cde.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/include/cpu_cde.h -------------------------------------------------------------------------------- /vivado/test4/soft/func/include/regdef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/include/regdef.h -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/1 -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/Makefile -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/inst_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/inst_test.h -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n10_sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n10_sltiu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n11_sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n11_sll.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n12_sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n12_sw.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n13_j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n13_j.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n14_jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n14_jal.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n15_jr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n15_jr.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n16_beq_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n16_beq_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n17_bne_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n17_bne_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n18_j_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n18_j_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n19_jal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n19_jal_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n1_lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n1_lui.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n20_jr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n20_jr_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n21_add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n21_add.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n22_addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n22_addi.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n23_sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n23_sub.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n24_subu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n24_subu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n25_sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n25_sltu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n26_and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n26_and.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n27_andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n27_andi.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n28_nor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n28_nor.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n29_ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n29_ori.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n2_addu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n2_addu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n30_xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n30_xor.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n31_xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n31_xori.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n32_sllv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n32_sllv.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n33_sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n33_sra.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n34_srav.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n34_srav.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n35_srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n35_srl.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n36_srlv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n36_srlv.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n37_bgez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n37_bgez.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n38_bgtz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n38_bgtz.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n39_blez.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n39_blez.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n3_addiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n3_addiu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n40_bltz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n40_bltz.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n41_bltzal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n41_bltzal.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n42_bgezal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n42_bgezal.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n43_jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n43_jalr.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n44_div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n44_div.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n45_divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n45_divu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n46_mult.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n46_mult.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n47_multu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n47_multu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n48_mfhi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n48_mfhi.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n49_mflo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n49_mflo.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n4_beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n4_beq.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n50_mthi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n50_mthi.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n51_mtlo.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n51_mtlo.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n52_bgez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n52_bgez_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n53_bgtz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n53_bgtz_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n54_blez_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n54_blez_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n55_bltz_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n55_bltz_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n56_bltzal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n56_bltzal_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n57_bgezal_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n57_bgezal_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n58_jalr_ds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n58_jalr_ds.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n59_lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n59_lb.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n5_bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n5_bne.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n60_lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n60_lbu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n61_lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n61_lh.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n62_lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n62_lhu.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n63_sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n63_sb.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n64_sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n64_sh.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n66_break_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n66_break_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n67_add_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n67_add_ov_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n69_sub_ov_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n69_sub_ov_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n6_lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n6_lw.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n76_ri_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n76_ri_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n78_beq_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n78_beq_ds_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n79_bne_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n79_bne_ds_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n7_or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n7_or.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n86_j_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n86_j_ds_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n87_jal_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n87_jal_ds_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n88_jr_ds_ex.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n88_jr_ds_ex.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n8_slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n8_slt.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/inst/n9_slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/inst/n9_slti.S -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/axi_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/axi_ram.mif -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/data_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/data_ram.coe -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/data_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/data_ram.mif -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/inst_ram.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/inst_ram.coe -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/inst_ram.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/inst_ram.mif -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/main.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/main.bin -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/main.data: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/main.elf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/main.elf -------------------------------------------------------------------------------- /vivado/test4/soft/func/obj/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/obj/test.s -------------------------------------------------------------------------------- /vivado/test4/soft/func/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/rules.make -------------------------------------------------------------------------------- /vivado/test4/soft/func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test4/soft/func/start.S -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/Makefile -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/bench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/bench/Makefile -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/bench/sha/sha.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/bench/sha/sha.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/bench/sha/sha.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/bench/sha/sha.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/bench/stringsearch/LICENSE: -------------------------------------------------------------------------------- 1 | Consider public domain by author of code. Assume GPL'ed. 2 | -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/bin.lds.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/bin.lds.S -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/convert.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/convert.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/const.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/const.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/cpu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/cpu.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/errno.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/errno.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/irq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/irq.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/math.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/math.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/stdio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/stdio.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/stdlib.h: -------------------------------------------------------------------------------- 1 | #define NULL ((void *)0) 2 | -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/include/time.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/include/time.h -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/Makefile -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/atob.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/atob.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/cache.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/cache.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/cmdline.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/cmdline.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/exception.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/exception.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/getchar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/getchar.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/guess.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/guess.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/irq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/irq.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/malloc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/malloc.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/memcmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/memcmp.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/memcpy.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/memcpy.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/memset.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/memset.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/newprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/newprintf.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/now.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/now.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/printbase.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/printbase.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/printf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/printf.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/printhex.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/printhex.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/putchar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/putchar.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/puts.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/puts.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/rules.make: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/rules.make -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/sprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/sprintf.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/sscanf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/sscanf.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/stdio.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/stdio.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/str_fmt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/str_fmt.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strcat.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strcat.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strchr.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strchr.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strcmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strcmp.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strcpy.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strcpy.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strcspn.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strcspn.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strichr.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strichr.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/string.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/string.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strncmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strncmp.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strncpy.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strncpy.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strspn.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strspn.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strtok.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strtok.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strtoul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strtoul.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/strtoupp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/strtoupp.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/testchar.c: -------------------------------------------------------------------------------- 1 | int testchar() 2 | { 3 | return *(volatile char *)(SERIAL+1); 4 | } 5 | -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/time.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/time.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/toupper.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/toupper.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/udelay.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/udelay.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/lib/vsprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/lib/vsprintf.c -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/obj/sha/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/obj/sha/test.s -------------------------------------------------------------------------------- /vivado/test5/soft/perf_func/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FDUCSLG/ICS-2021Spring-FDU/HEAD/vivado/test5/soft/perf_func/start.S --------------------------------------------------------------------------------