├── .gitignore ├── Collection └── riscv.svg ├── Demo ├── Images │ ├── 01-linux.png │ ├── 02-linux.png │ ├── 03-linux.png │ ├── 04-linux.png │ ├── 05-linux.png │ ├── 06-linux.png │ ├── 07-linux.png │ ├── 08-linux.png │ ├── Radiona-ULX3S-12F-2.jpg │ └── Radiona-ULX3S-12F.jpg ├── Linux │ ├── boot.bin │ ├── kernel.bin │ └── kianv32mb.dtb ├── README.md └── Soc-Kianv-ULX3S-12F.bit ├── Firmware └── 01-rars-asm │ ├── 01-leds-on.s │ ├── build.sh │ └── flash.sh ├── Hardware ├── KianV-Apio │ ├── Images │ │ ├── 01-apio.png │ │ ├── 02-apio.png │ │ ├── 03-apio.png │ │ └── 04-apio.png │ ├── README.md │ ├── alu.v │ ├── alu_decoder.v │ ├── apio.ini │ ├── bram.v │ ├── clint.v │ ├── control_unit.v │ ├── csr_decoder.v │ ├── csr_exception_handler.v │ ├── csr_utilities.vh │ ├── datapath_unit.v │ ├── defines_soc.vh │ ├── design_elements.v │ ├── divider.v │ ├── divider_decoder.v │ ├── extend.v │ ├── fifo.v │ ├── kianv_harris_mc_edition.v │ ├── load_alignment.v │ ├── load_decoder.v │ ├── main_fsm.v │ ├── mcause.vh │ ├── misa.vh │ ├── mt48lc16m16a2_ctrl.v │ ├── multiplier.v │ ├── multiplier_decoder.v │ ├── multiplier_extension_decoder.v │ ├── pll.v │ ├── qqspi.v │ ├── register_file.v │ ├── riscv_defines.vh │ ├── riscv_priv_csr_status.vh │ ├── rv32_amo_opcodes.vh │ ├── rx_uart.v │ ├── soc-top.v │ ├── store_alignment.v │ ├── store_decoder.v │ ├── tx_uart.v │ └── ulx3s_v20.lpf └── KianV-Icestudio │ ├── Blinky.ice │ ├── Level-00 │ ├── Linux-soc-KianV-00.ice │ ├── alu.v │ ├── alu_decoder.v │ ├── bram.v │ ├── clint.v │ ├── control_unit.v │ ├── csr_decoder.v │ ├── csr_exception_handler.v │ ├── csr_utilities.vh │ ├── datapath_unit.v │ ├── defines_soc.vh │ ├── design_elements.v │ ├── divider.v │ ├── divider_decoder.v │ ├── extend.v │ ├── fifo.v │ ├── flash.sh │ ├── kianv_harris_mc_edition.v │ ├── load_alignment.v │ ├── load_decoder.v │ ├── main_fsm.v │ ├── mcause.vh │ ├── misa.vh │ ├── mt48lc16m16a2_ctrl.v │ ├── multiplier.v │ ├── multiplier_decoder.v │ ├── multiplier_extension_decoder.v │ ├── pll.v │ ├── qqspi.v │ ├── register_file.v │ ├── riscv_defines.vh │ ├── riscv_priv_csr_status.vh │ ├── rv32_amo_opcodes.vh │ ├── rx_uart.v │ ├── soc-top.v │ ├── store_alignment.v │ ├── store_decoder.v │ └── tx_uart.v │ ├── Level-01 │ ├── Linux-soc-KianV-01.ice │ ├── alu.v │ ├── alu_decoder.v │ ├── bram.v │ ├── clint.v │ ├── control_unit.v │ ├── csr_decoder.v │ ├── csr_exception_handler.v │ ├── csr_utilities.vh │ ├── datapath_unit.v │ ├── design_elements.v │ ├── divider.v │ ├── divider_decoder.v │ ├── extend.v │ ├── fifo.v │ ├── flash.sh │ ├── kianv_harris_mc_edition.v │ ├── load_alignment.v │ ├── load_decoder.v │ ├── main_fsm.v │ ├── mcause.vh │ ├── misa.vh │ ├── mt48lc16m16a2_ctrl.v │ ├── multiplier.v │ ├── multiplier_decoder.v │ ├── multiplier_extension_decoder.v │ ├── pll.v │ ├── qqspi.v │ ├── register_file.v │ ├── riscv_defines.vh │ ├── riscv_priv_csr_status.vh │ ├── rv32_amo_opcodes.vh │ ├── rx_uart.v │ ├── store_alignment.v │ ├── store_decoder.v │ └── tx_uart.v │ ├── Level-02 │ ├── Linux-soc-KianV-02.ice │ ├── alu.v │ ├── alu_decoder.v │ ├── bram.v │ ├── clint.v │ ├── control_unit.v │ ├── csr_decoder.v │ ├── csr_exception_handler.v │ ├── csr_utilities.vh │ ├── datapath_unit.v │ ├── design_elements.v │ ├── divider.v │ ├── divider_decoder.v │ ├── extend.v │ ├── fifo.v │ ├── flash.sh │ ├── kianv_harris_mc_edition.v │ ├── load_alignment.v │ ├── load_decoder.v │ ├── main_fsm.v │ ├── mcause.vh │ ├── misa.vh │ ├── mt48lc16m16a2_ctrl.v │ ├── multiplier.v │ ├── multiplier_decoder.v │ ├── multiplier_extension_decoder.v │ ├── pll.v │ ├── qqspi.v │ ├── register_file.v │ ├── riscv_defines.vh │ ├── riscv_priv_csr_status.vh │ ├── rv32_amo_opcodes.vh │ ├── rx_uart.v │ ├── store_alignment.v │ ├── store_decoder.v │ └── tx_uart.v │ └── flash.sh ├── Images └── Linux-anim-1.gif ├── LICENSE └── README.md /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/.gitignore -------------------------------------------------------------------------------- /Collection/riscv.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Collection/riscv.svg -------------------------------------------------------------------------------- /Demo/Images/01-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/01-linux.png -------------------------------------------------------------------------------- /Demo/Images/02-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/02-linux.png -------------------------------------------------------------------------------- /Demo/Images/03-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/03-linux.png -------------------------------------------------------------------------------- /Demo/Images/04-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/04-linux.png -------------------------------------------------------------------------------- /Demo/Images/05-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/05-linux.png -------------------------------------------------------------------------------- /Demo/Images/06-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/06-linux.png -------------------------------------------------------------------------------- /Demo/Images/07-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/07-linux.png -------------------------------------------------------------------------------- /Demo/Images/08-linux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/08-linux.png -------------------------------------------------------------------------------- /Demo/Images/Radiona-ULX3S-12F-2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/Radiona-ULX3S-12F-2.jpg -------------------------------------------------------------------------------- /Demo/Images/Radiona-ULX3S-12F.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Images/Radiona-ULX3S-12F.jpg -------------------------------------------------------------------------------- /Demo/Linux/boot.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Linux/boot.bin -------------------------------------------------------------------------------- /Demo/Linux/kernel.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Linux/kernel.bin -------------------------------------------------------------------------------- /Demo/Linux/kianv32mb.dtb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Linux/kianv32mb.dtb -------------------------------------------------------------------------------- /Demo/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/README.md -------------------------------------------------------------------------------- /Demo/Soc-Kianv-ULX3S-12F.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Demo/Soc-Kianv-ULX3S-12F.bit -------------------------------------------------------------------------------- /Firmware/01-rars-asm/01-leds-on.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Firmware/01-rars-asm/01-leds-on.s -------------------------------------------------------------------------------- /Firmware/01-rars-asm/build.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Firmware/01-rars-asm/build.sh -------------------------------------------------------------------------------- /Firmware/01-rars-asm/flash.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Firmware/01-rars-asm/flash.sh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/Images/01-apio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/Images/01-apio.png -------------------------------------------------------------------------------- /Hardware/KianV-Apio/Images/02-apio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/Images/02-apio.png -------------------------------------------------------------------------------- /Hardware/KianV-Apio/Images/03-apio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/Images/03-apio.png -------------------------------------------------------------------------------- /Hardware/KianV-Apio/Images/04-apio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/Images/04-apio.png -------------------------------------------------------------------------------- /Hardware/KianV-Apio/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/README.md -------------------------------------------------------------------------------- /Hardware/KianV-Apio/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/alu.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/alu_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/alu_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/apio.ini: -------------------------------------------------------------------------------- 1 | [env] 2 | board = ulx3s-12f 3 | 4 | -------------------------------------------------------------------------------- /Hardware/KianV-Apio/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/bram.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/clint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/clint.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/control_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/control_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/csr_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/csr_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/csr_exception_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/csr_exception_handler.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/csr_utilities.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/csr_utilities.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/datapath_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/datapath_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/defines_soc.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/defines_soc.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/design_elements.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/design_elements.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/divider.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/divider_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/divider_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/extend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/extend.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/fifo.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/kianv_harris_mc_edition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/kianv_harris_mc_edition.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/load_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/load_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/load_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/load_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/main_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/main_fsm.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/mcause.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/mcause.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/misa.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/misa.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/mt48lc16m16a2_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/mt48lc16m16a2_ctrl.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/multiplier.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/multiplier_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/multiplier_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/multiplier_extension_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/multiplier_extension_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/pll.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/qqspi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/qqspi.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/register_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/register_file.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/riscv_defines.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/riscv_defines.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/riscv_priv_csr_status.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/riscv_priv_csr_status.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/rv32_amo_opcodes.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/rv32_amo_opcodes.vh -------------------------------------------------------------------------------- /Hardware/KianV-Apio/rx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/rx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/soc-top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/soc-top.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/store_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/store_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/store_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/store_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/tx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/tx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Apio/ulx3s_v20.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Apio/ulx3s_v20.lpf -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Blinky.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Blinky.ice -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/Linux-soc-KianV-00.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/Linux-soc-KianV-00.ice -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/alu.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/alu_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/alu_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/bram.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/clint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/clint.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/control_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/control_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/csr_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/csr_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/csr_exception_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/csr_exception_handler.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/csr_utilities.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/csr_utilities.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/datapath_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/datapath_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/defines_soc.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/defines_soc.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/design_elements.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/design_elements.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/divider.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/divider_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/divider_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/extend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/extend.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/fifo.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/flash.sh: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | 3 | apio raw "fujprog -l 4 -j FLASH ice-build/Linux-soc-KianV-00/hardware.bit" -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/kianv_harris_mc_edition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/kianv_harris_mc_edition.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/load_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/load_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/load_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/load_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/main_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/main_fsm.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/mcause.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/mcause.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/misa.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/misa.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/mt48lc16m16a2_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/mt48lc16m16a2_ctrl.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/multiplier.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/multiplier_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/multiplier_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/multiplier_extension_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/multiplier_extension_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/pll.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/qqspi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/qqspi.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/register_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/register_file.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/riscv_defines.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/riscv_defines.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/riscv_priv_csr_status.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/riscv_priv_csr_status.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/rv32_amo_opcodes.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/rv32_amo_opcodes.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/rx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/rx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/soc-top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/soc-top.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/store_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/store_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/store_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/store_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-00/tx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-00/tx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/Linux-soc-KianV-01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/Linux-soc-KianV-01.ice -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/alu.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/alu_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/alu_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/bram.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/clint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/clint.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/control_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/control_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/csr_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/csr_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/csr_exception_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/csr_exception_handler.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/csr_utilities.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/csr_utilities.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/datapath_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/datapath_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/design_elements.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/design_elements.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/divider.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/divider_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/divider_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/extend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/extend.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/fifo.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/flash.sh: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | 3 | apio raw "fujprog -l 4 -j FLASH ice-build/Linux-soc-KianV-00/hardware.bit" -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/kianv_harris_mc_edition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/kianv_harris_mc_edition.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/load_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/load_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/load_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/load_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/main_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/main_fsm.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/mcause.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/mcause.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/misa.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/misa.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/mt48lc16m16a2_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/mt48lc16m16a2_ctrl.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/multiplier.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/multiplier_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/multiplier_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/multiplier_extension_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/multiplier_extension_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/pll.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/qqspi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/qqspi.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/register_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/register_file.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/riscv_defines.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/riscv_defines.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/riscv_priv_csr_status.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/riscv_priv_csr_status.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/rv32_amo_opcodes.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/rv32_amo_opcodes.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/rx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/rx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/store_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/store_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/store_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/store_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-01/tx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-01/tx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/Linux-soc-KianV-02.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/Linux-soc-KianV-02.ice -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/alu.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/alu_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/alu_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/bram.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/clint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/clint.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/control_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/control_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/csr_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/csr_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/csr_exception_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/csr_exception_handler.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/csr_utilities.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/csr_utilities.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/datapath_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/datapath_unit.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/design_elements.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/design_elements.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/divider.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/divider_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/divider_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/extend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/extend.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/fifo.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/flash.sh: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | 3 | apio raw "fujprog -l 4 -j FLASH ice-build/Linux-soc-KianV-00/hardware.bit" -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/kianv_harris_mc_edition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/kianv_harris_mc_edition.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/load_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/load_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/load_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/load_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/main_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/main_fsm.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/mcause.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/mcause.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/misa.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/misa.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/mt48lc16m16a2_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/mt48lc16m16a2_ctrl.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/multiplier.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/multiplier_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/multiplier_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/multiplier_extension_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/multiplier_extension_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/pll.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/qqspi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/qqspi.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/register_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/register_file.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/riscv_defines.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/riscv_defines.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/riscv_priv_csr_status.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/riscv_priv_csr_status.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/rv32_amo_opcodes.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/rv32_amo_opcodes.vh -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/rx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/rx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/store_alignment.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/store_alignment.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/store_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/store_decoder.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/Level-02/tx_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/Level-02/tx_uart.v -------------------------------------------------------------------------------- /Hardware/KianV-Icestudio/flash.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Hardware/KianV-Icestudio/flash.sh -------------------------------------------------------------------------------- /Images/Linux-anim-1.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/Images/Linux-anim-1.gif -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/FLIX-V/HEAD/README.md --------------------------------------------------------------------------------