├── LICENSE ├── README.md ├── alhambraII ├── 6dig7segledMux │ ├── 4dig7segledMux.ice │ ├── 6dig7segledMux.ice │ ├── 6dig7segledMuxHex.ice │ ├── Example4x7led.ice │ ├── Example6x7led.ice │ ├── Example6x7ledDecUsecCount.ice │ ├── Example6x7ledDecmsecCount.ice │ ├── Example6x7ledHex.ice │ ├── Example6x7ledHexCount.ice │ ├── Example6x7ledHexUsecCount.ice │ └── ExampleDisplayHHMMSScount.ice ├── myblocks │ ├── JK-FlipFlop.ice │ ├── SR-FlipFlop.ice │ ├── myAND.ice │ ├── myAND3.ice │ ├── myNAND.ice │ └── myNOR.ice ├── myblocktests │ └── JKFlipFlopTest.ice └── svg │ ├── 3-Input_AND_ANSI.svg │ ├── 7_Segment_Display_with_Labeled_Segments.svg │ ├── JK_flip-flop_NAND.svg │ ├── Logic-gate-and-us.svg │ ├── Nand-gate-en.svg │ ├── Nor-gate-en.svg │ └── SR_(Clocked)_Flip-flop_Diagram.svg ├── icestick ├── Breath_LED │ ├── breath.ice │ └── example.json ├── Contador_7segmentos │ ├── Contador_7segmentos.ice │ ├── Counter_00_99_common_anode.ice │ ├── Counter_0_9999_common_anode.ice │ ├── Docs │ │ └── conexion transistores anodo comun.PNG │ ├── Frequency_meter │ │ ├── Docs │ │ │ └── Frequency_meter_scr.PNG │ │ ├── Frequency_meter_v1.ice │ │ ├── Frequency_meter_v2.ice │ │ ├── Readme.txt │ │ └── example.json │ └── example.json ├── Contador_tipo_UD_clock │ ├── contador_tipo_UD_clk.ice │ └── example.json ├── KITT │ ├── KITT.ice │ ├── KITT_display_7_segmentos_anodo_comun_icestick.ice │ ├── Kit_5_leds_de_la_icestick.ice │ └── example.json ├── Otros │ ├── Curso Verilog │ │ ├── 01.ice │ │ ├── 02.ice │ │ ├── 03.ice │ │ ├── 04.ice │ │ ├── 05.ice │ │ ├── 06.ice │ │ ├── 07.ice │ │ ├── 08.ice │ │ └── 09 Blocking and Non Blocking.ice │ ├── Ejemplos │ │ ├── 1_led_on.ice │ │ ├── Ex 01.ice │ │ ├── Ex ALU.ice │ │ ├── Ex Alu01.ice │ │ ├── Ex Alu02.ice │ │ ├── Ex Buffer.ice │ │ ├── Ex Primitive AND Gate.ice │ │ ├── Ex Primitive TriState.ice │ │ ├── Ex PseudoRandomInitialNumber16.ice │ │ ├── Ex PseudoRandomNumber16.ice │ │ ├── Ex RD_Memory16x5.ice │ │ ├── Ex TriState01.ice │ │ ├── Ex TrueTable.ice │ │ ├── Ex clock_Sg.ice │ │ ├── Ex mux4_To_1.ice │ │ ├── Ex mux8_To_1.ice │ │ ├── Logic Short (wor).ice │ │ ├── PullUp And PullUpInv.ice │ │ ├── PullUp.ice │ │ └── Switch01.ice │ ├── InDefinidos │ │ ├── 01.ice │ │ └── 01_A.ice │ ├── Math │ │ ├── Math Examples │ │ │ └── Succession 2n+3(n+1).ice │ │ └── Math Modules │ │ │ └── Succession 01.ice │ ├── Modulos │ │ ├── ALU.ice │ │ ├── AND_primitive.ice │ │ ├── Alu01.ice │ │ ├── Biestable_D4bits.ice │ │ ├── PseudoRandomInitialNumber16.ice │ │ ├── PseudoRandomInitialNumber4.ice │ │ ├── PseudoRandomInitialNumber8.ice │ │ ├── PseudoRandomNumber16.ice │ │ ├── PseudoRandomNumber4.ice │ │ ├── PseudoRandomNumber8.ice │ │ ├── Succession A.ice │ │ ├── TriState01.ice │ │ ├── TriStatePrimitive.ice │ │ ├── Vcc.ice │ │ ├── buffer.ice │ │ ├── clock_Hz.ice │ │ ├── clock_Sg.ice │ │ ├── counter_16.ice │ │ ├── counter_16From_To.ice │ │ ├── counter_8.ice │ │ ├── gnd.ice │ │ ├── mux4_To_1.ice │ │ └── mux8_To_1.ice │ ├── Readme.txt │ ├── imagenes SVG │ │ ├── 1-to-8-Demux.jpg │ │ ├── 1-to-8-Demux.svg │ │ ├── ALU.png │ │ ├── ALU.svg │ │ ├── BiestableD4bits.svg │ │ ├── Buffer.png │ │ ├── Buffer.svg │ │ ├── Gnd.jpg │ │ ├── Gnd.svg │ │ ├── IEC_GND.png │ │ ├── Mux4a1.png │ │ ├── Mux4a1.svg │ │ ├── Puerta_AND.png │ │ ├── Puerta_AND.svg │ │ ├── Shift Regsiter.png │ │ ├── Shift Regsiter.svg │ │ ├── TriState.gif │ │ ├── TriState.svg │ │ ├── Vcc.png │ │ ├── Vcc.svg │ │ ├── clock.gif │ │ ├── clock.svg │ │ ├── dividir.svg │ │ ├── image035.gif │ │ └── shift Register.ice │ └── tutorial Obijuan using IceStudio │ │ ├── Ejem02 │ │ ├── Ejem02.gtkw │ │ ├── Ejem02.ice │ │ ├── Ejem2_tb.v │ │ ├── ejem02.pcf │ │ └── ejem02.v │ │ ├── Ejem03 │ │ └── Ejem03.ice │ │ ├── Ejem03A │ │ └── Ejem03.ice │ │ ├── Ejem04 Preescaler │ │ ├── Ejem04 Preescaler.ice │ │ ├── Ejem04 Preescaler1.ice │ │ ├── Ejem04 Preescaler2.ice │ │ ├── Ejemplo Dos Preescalers.ice │ │ ├── Ejemplo04_4.ice │ │ ├── Preescaler.ice │ │ ├── PreescalerA.ice │ │ ├── PreescalerB.ice │ │ ├── PreescalerC.ice │ │ └── PreescalerD.ice │ │ ├── Ejemplo8.ice │ │ └── Readme.txt ├── PWM │ ├── Docs │ │ └── PWM.rtf │ ├── example.json │ ├── pwm_rampa_icestick.ice │ └── pwm_senoidal_icestick.ice └── RS232 │ └── RX │ ├── Install_pyserial_for_python.txt │ ├── RS232_115200_RX.ice │ ├── RS232_12000000_RX.ice │ ├── RS232_230400_RX.ice │ ├── RS232_460800_RX.ice │ ├── RS232_921600_RX.ice │ ├── RS232_9600_RX.ice │ ├── Readme.txt │ ├── Serial_RX_115200_example.py │ ├── Serial_v1.bas │ └── example.json ├── icezum ├── Antirrebotes │ ├── Flip-flop-T-master.ice │ ├── Flip-flop-T.iceb │ ├── antirrebotes-test1.ice │ ├── antirrebotes-test2.ice │ ├── antirrebotes.ice │ ├── antirrebotes.iceb │ └── antirrebotes_master.ice ├── Contador-7seg │ ├── Delay-1s-master.ice │ ├── Delay-1s.iceb │ ├── README.md │ ├── contador-7seg-1seg.ice │ ├── doc │ │ ├── 7seg-box-1.jpg │ │ ├── icezum-7seg-1.jpg │ │ ├── icezum-7seg-2.jpg │ │ └── icezum-7seg-icestudio-screenshot-1.jpg │ └── example.json ├── Contador-HOYGANMUNDO │ ├── Contador-HOYGANMUNDO.ice │ └── example.json ├── Counter-hand │ ├── README.md │ ├── doc │ │ └── CounterHand-Icestudio.png │ ├── example.json │ └── src │ │ ├── Counter.ice │ │ ├── Counter.iceb │ │ ├── CounterHand.ice │ │ ├── CounterTest.ice │ │ ├── Div.ice │ │ ├── Div.iceb │ │ ├── ServoBit.ice │ │ ├── ServoBit.iceb │ │ └── ServoMotor.v ├── KITT │ └── Kit_4_leds_iceZum_Alhambra.ice ├── PWM │ ├── pwm_rampa_icezum_Alhambra.ice │ └── pwm_senoidal_icezum_Alhambra.ice ├── RS232 │ └── RX │ │ ├── RS232_115200_RX_icezum_Alhambra.ice │ │ ├── RS232_12000000_RX_icezum_Alhambra.ice │ │ ├── RS232_230400_RX_icezum_Alhambra.ice │ │ ├── RS232_460800_RX_icezum_Alhambra.ice │ │ ├── RS232_921600_RX_icezum_Alhambra.ice │ │ └── RS232_9600_RX_icezum_Alhambra.ice └── counter-4bit │ ├── counter.ice │ ├── div.v │ └── example.json ├── kefir_i └── CapSense │ ├── CapSense.ice │ ├── capsense.v │ └── capsense_sys.v └── template └── example.json /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/README.md -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/4dig7segledMux.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/4dig7segledMux.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/6dig7segledMux.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/6dig7segledMux.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/6dig7segledMuxHex.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/6dig7segledMuxHex.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example4x7led.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example4x7led.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7led.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7led.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7ledDecUsecCount.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7ledDecUsecCount.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7ledDecmsecCount.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7ledDecmsecCount.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7ledHex.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7ledHex.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7ledHexCount.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7ledHexCount.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/Example6x7ledHexUsecCount.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/Example6x7ledHexUsecCount.ice -------------------------------------------------------------------------------- /alhambraII/6dig7segledMux/ExampleDisplayHHMMSScount.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/6dig7segledMux/ExampleDisplayHHMMSScount.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/JK-FlipFlop.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/JK-FlipFlop.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/SR-FlipFlop.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/SR-FlipFlop.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/myAND.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/myAND.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/myAND3.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/myAND3.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/myNAND.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/myNAND.ice -------------------------------------------------------------------------------- /alhambraII/myblocks/myNOR.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocks/myNOR.ice -------------------------------------------------------------------------------- /alhambraII/myblocktests/JKFlipFlopTest.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/myblocktests/JKFlipFlopTest.ice -------------------------------------------------------------------------------- /alhambraII/svg/3-Input_AND_ANSI.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/3-Input_AND_ANSI.svg -------------------------------------------------------------------------------- /alhambraII/svg/7_Segment_Display_with_Labeled_Segments.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/7_Segment_Display_with_Labeled_Segments.svg -------------------------------------------------------------------------------- /alhambraII/svg/JK_flip-flop_NAND.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/JK_flip-flop_NAND.svg -------------------------------------------------------------------------------- /alhambraII/svg/Logic-gate-and-us.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/Logic-gate-and-us.svg -------------------------------------------------------------------------------- /alhambraII/svg/Nand-gate-en.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/Nand-gate-en.svg -------------------------------------------------------------------------------- /alhambraII/svg/Nor-gate-en.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/Nor-gate-en.svg -------------------------------------------------------------------------------- /alhambraII/svg/SR_(Clocked)_Flip-flop_Diagram.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/alhambraII/svg/SR_(Clocked)_Flip-flop_Diagram.svg -------------------------------------------------------------------------------- /icestick/Breath_LED/breath.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Breath_LED/breath.ice -------------------------------------------------------------------------------- /icestick/Breath_LED/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Breath_LED/example.json -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Contador_7segmentos.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Contador_7segmentos.ice -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Counter_00_99_common_anode.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Counter_00_99_common_anode.ice -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Counter_0_9999_common_anode.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Counter_0_9999_common_anode.ice -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Docs/conexion transistores anodo comun.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Docs/conexion transistores anodo comun.PNG -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Frequency_meter/Docs/Frequency_meter_scr.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Frequency_meter/Docs/Frequency_meter_scr.PNG -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Frequency_meter/Frequency_meter_v1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Frequency_meter/Frequency_meter_v1.ice -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Frequency_meter/Frequency_meter_v2.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Frequency_meter/Frequency_meter_v2.ice -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Frequency_meter/Readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Frequency_meter/Readme.txt -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/Frequency_meter/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/Frequency_meter/example.json -------------------------------------------------------------------------------- /icestick/Contador_7segmentos/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_7segmentos/example.json -------------------------------------------------------------------------------- /icestick/Contador_tipo_UD_clock/contador_tipo_UD_clk.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_tipo_UD_clock/contador_tipo_UD_clk.ice -------------------------------------------------------------------------------- /icestick/Contador_tipo_UD_clock/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Contador_tipo_UD_clock/example.json -------------------------------------------------------------------------------- /icestick/KITT/KITT.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/KITT/KITT.ice -------------------------------------------------------------------------------- /icestick/KITT/KITT_display_7_segmentos_anodo_comun_icestick.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/KITT/KITT_display_7_segmentos_anodo_comun_icestick.ice -------------------------------------------------------------------------------- /icestick/KITT/Kit_5_leds_de_la_icestick.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/KITT/Kit_5_leds_de_la_icestick.ice -------------------------------------------------------------------------------- /icestick/KITT/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/KITT/example.json -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/01.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/02.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/02.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/03.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/03.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/04.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/04.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/05.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/05.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/06.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/06.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/07.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/07.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/08.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/08.ice -------------------------------------------------------------------------------- /icestick/Otros/Curso Verilog/09 Blocking and Non Blocking.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Curso Verilog/09 Blocking and Non Blocking.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/1_led_on.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/1_led_on.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex 01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex 01.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex ALU.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex ALU.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex Alu01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex Alu01.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex Alu02.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex Alu02.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex Buffer.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex Buffer.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex Primitive AND Gate.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex Primitive AND Gate.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex Primitive TriState.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex Primitive TriState.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex PseudoRandomInitialNumber16.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex PseudoRandomInitialNumber16.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex PseudoRandomNumber16.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex PseudoRandomNumber16.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex RD_Memory16x5.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex RD_Memory16x5.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex TriState01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex TriState01.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex TrueTable.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex TrueTable.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex clock_Sg.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex clock_Sg.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex mux4_To_1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex mux4_To_1.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Ex mux8_To_1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Ex mux8_To_1.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Logic Short (wor).ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Logic Short (wor).ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/PullUp And PullUpInv.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/PullUp And PullUpInv.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/PullUp.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/PullUp.ice -------------------------------------------------------------------------------- /icestick/Otros/Ejemplos/Switch01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Ejemplos/Switch01.ice -------------------------------------------------------------------------------- /icestick/Otros/InDefinidos/01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/InDefinidos/01.ice -------------------------------------------------------------------------------- /icestick/Otros/InDefinidos/01_A.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/InDefinidos/01_A.ice -------------------------------------------------------------------------------- /icestick/Otros/Math/Math Examples/Succession 2n+3(n+1).ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Math/Math Examples/Succession 2n+3(n+1).ice -------------------------------------------------------------------------------- /icestick/Otros/Math/Math Modules/Succession 01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Math/Math Modules/Succession 01.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/ALU.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/ALU.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/AND_primitive.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/AND_primitive.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/Alu01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/Alu01.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/Biestable_D4bits.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/Biestable_D4bits.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomInitialNumber16.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomInitialNumber16.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomInitialNumber4.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomInitialNumber4.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomInitialNumber8.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomInitialNumber8.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomNumber16.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomNumber16.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomNumber4.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomNumber4.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/PseudoRandomNumber8.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/PseudoRandomNumber8.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/Succession A.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/Succession A.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/TriState01.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/TriState01.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/TriStatePrimitive.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/TriStatePrimitive.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/Vcc.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/Vcc.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/buffer.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/buffer.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/clock_Hz.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/clock_Hz.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/clock_Sg.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/clock_Sg.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/counter_16.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/counter_16.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/counter_16From_To.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/counter_16From_To.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/counter_8.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/counter_8.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/gnd.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/gnd.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/mux4_To_1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/mux4_To_1.ice -------------------------------------------------------------------------------- /icestick/Otros/Modulos/mux8_To_1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Modulos/mux8_To_1.ice -------------------------------------------------------------------------------- /icestick/Otros/Readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/Readme.txt -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/1-to-8-Demux.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/1-to-8-Demux.jpg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/1-to-8-Demux.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/1-to-8-Demux.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/ALU.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/ALU.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/ALU.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/ALU.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/BiestableD4bits.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/BiestableD4bits.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Buffer.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Buffer.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Buffer.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Buffer.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Gnd.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Gnd.jpg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Gnd.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Gnd.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/IEC_GND.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/IEC_GND.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Mux4a1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Mux4a1.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Mux4a1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Mux4a1.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Puerta_AND.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Puerta_AND.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Puerta_AND.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Puerta_AND.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Shift Regsiter.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Shift Regsiter.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Shift Regsiter.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Shift Regsiter.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/TriState.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/TriState.gif -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/TriState.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/TriState.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Vcc.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Vcc.png -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/Vcc.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/Vcc.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/clock.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/clock.gif -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/clock.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/clock.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/dividir.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/dividir.svg -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/image035.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/image035.gif -------------------------------------------------------------------------------- /icestick/Otros/imagenes SVG/shift Register.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/imagenes SVG/shift Register.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/Ejem02.gtkw: -------------------------------------------------------------------------------- 1 | [*] Code generated by Icestudio 0.3.0-rc-dev 2 | [*] Wed, 08 Mar 2017 23:52:25 GMT 3 | 4 | main_tb.out[3:0] 5 | -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/Ejem02.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/Ejem02.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/Ejem2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/Ejem2_tb.v -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/ejem02.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/ejem02.pcf -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/ejem02.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem02/ejem02.v -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem03/Ejem03.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem03/Ejem03.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem03A/Ejem03.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem03A/Ejem03.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler1.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler2.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejem04 Preescaler2.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejemplo Dos Preescalers.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejemplo Dos Preescalers.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejemplo04_4.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Ejemplo04_4.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Preescaler.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/Preescaler.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerA.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerA.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerB.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerB.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerC.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerC.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerD.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejem04 Preescaler/PreescalerD.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Ejemplo8.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Ejemplo8.ice -------------------------------------------------------------------------------- /icestick/Otros/tutorial Obijuan using IceStudio/Readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/Otros/tutorial Obijuan using IceStudio/Readme.txt -------------------------------------------------------------------------------- /icestick/PWM/Docs/PWM.rtf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/PWM/Docs/PWM.rtf -------------------------------------------------------------------------------- /icestick/PWM/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/PWM/example.json -------------------------------------------------------------------------------- /icestick/PWM/pwm_rampa_icestick.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/PWM/pwm_rampa_icestick.ice -------------------------------------------------------------------------------- /icestick/PWM/pwm_senoidal_icestick.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/PWM/pwm_senoidal_icestick.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/Install_pyserial_for_python.txt: -------------------------------------------------------------------------------- 1 | pip install pyserial -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_115200_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_115200_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_12000000_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_12000000_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_230400_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_230400_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_460800_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_460800_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_921600_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_921600_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/RS232_9600_RX.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/RS232_9600_RX.ice -------------------------------------------------------------------------------- /icestick/RS232/RX/Readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/Readme.txt -------------------------------------------------------------------------------- /icestick/RS232/RX/Serial_RX_115200_example.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/Serial_RX_115200_example.py -------------------------------------------------------------------------------- /icestick/RS232/RX/Serial_v1.bas: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/Serial_v1.bas -------------------------------------------------------------------------------- /icestick/RS232/RX/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icestick/RS232/RX/example.json -------------------------------------------------------------------------------- /icezum/Antirrebotes/Flip-flop-T-master.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/Flip-flop-T-master.ice -------------------------------------------------------------------------------- /icezum/Antirrebotes/Flip-flop-T.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/Flip-flop-T.iceb -------------------------------------------------------------------------------- /icezum/Antirrebotes/antirrebotes-test1.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/antirrebotes-test1.ice -------------------------------------------------------------------------------- /icezum/Antirrebotes/antirrebotes-test2.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/antirrebotes-test2.ice -------------------------------------------------------------------------------- /icezum/Antirrebotes/antirrebotes.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/antirrebotes.ice -------------------------------------------------------------------------------- /icezum/Antirrebotes/antirrebotes.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/antirrebotes.iceb -------------------------------------------------------------------------------- /icezum/Antirrebotes/antirrebotes_master.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Antirrebotes/antirrebotes_master.ice -------------------------------------------------------------------------------- /icezum/Contador-7seg/Delay-1s-master.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/Delay-1s-master.ice -------------------------------------------------------------------------------- /icezum/Contador-7seg/Delay-1s.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/Delay-1s.iceb -------------------------------------------------------------------------------- /icezum/Contador-7seg/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/README.md -------------------------------------------------------------------------------- /icezum/Contador-7seg/contador-7seg-1seg.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/contador-7seg-1seg.ice -------------------------------------------------------------------------------- /icezum/Contador-7seg/doc/7seg-box-1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/doc/7seg-box-1.jpg -------------------------------------------------------------------------------- /icezum/Contador-7seg/doc/icezum-7seg-1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/doc/icezum-7seg-1.jpg -------------------------------------------------------------------------------- /icezum/Contador-7seg/doc/icezum-7seg-2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/doc/icezum-7seg-2.jpg -------------------------------------------------------------------------------- /icezum/Contador-7seg/doc/icezum-7seg-icestudio-screenshot-1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/doc/icezum-7seg-icestudio-screenshot-1.jpg -------------------------------------------------------------------------------- /icezum/Contador-7seg/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-7seg/example.json -------------------------------------------------------------------------------- /icezum/Contador-HOYGANMUNDO/Contador-HOYGANMUNDO.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-HOYGANMUNDO/Contador-HOYGANMUNDO.ice -------------------------------------------------------------------------------- /icezum/Contador-HOYGANMUNDO/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Contador-HOYGANMUNDO/example.json -------------------------------------------------------------------------------- /icezum/Counter-hand/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/README.md -------------------------------------------------------------------------------- /icezum/Counter-hand/doc/CounterHand-Icestudio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/doc/CounterHand-Icestudio.png -------------------------------------------------------------------------------- /icezum/Counter-hand/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/example.json -------------------------------------------------------------------------------- /icezum/Counter-hand/src/Counter.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/Counter.ice -------------------------------------------------------------------------------- /icezum/Counter-hand/src/Counter.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/Counter.iceb -------------------------------------------------------------------------------- /icezum/Counter-hand/src/CounterHand.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/CounterHand.ice -------------------------------------------------------------------------------- /icezum/Counter-hand/src/CounterTest.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/CounterTest.ice -------------------------------------------------------------------------------- /icezum/Counter-hand/src/Div.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/Div.ice -------------------------------------------------------------------------------- /icezum/Counter-hand/src/Div.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/Div.iceb -------------------------------------------------------------------------------- /icezum/Counter-hand/src/ServoBit.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/ServoBit.ice -------------------------------------------------------------------------------- /icezum/Counter-hand/src/ServoBit.iceb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/ServoBit.iceb -------------------------------------------------------------------------------- /icezum/Counter-hand/src/ServoMotor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/Counter-hand/src/ServoMotor.v -------------------------------------------------------------------------------- /icezum/KITT/Kit_4_leds_iceZum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/KITT/Kit_4_leds_iceZum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/PWM/pwm_rampa_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/PWM/pwm_rampa_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/PWM/pwm_senoidal_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/PWM/pwm_senoidal_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_115200_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_115200_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_12000000_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_12000000_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_230400_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_230400_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_460800_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_460800_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_921600_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_921600_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/RS232/RX/RS232_9600_RX_icezum_Alhambra.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/RS232/RX/RS232_9600_RX_icezum_Alhambra.ice -------------------------------------------------------------------------------- /icezum/counter-4bit/counter.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/counter-4bit/counter.ice -------------------------------------------------------------------------------- /icezum/counter-4bit/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/counter-4bit/div.v -------------------------------------------------------------------------------- /icezum/counter-4bit/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/icezum/counter-4bit/example.json -------------------------------------------------------------------------------- /kefir_i/CapSense/CapSense.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/kefir_i/CapSense/CapSense.ice -------------------------------------------------------------------------------- /kefir_i/CapSense/capsense.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/kefir_i/CapSense/capsense.v -------------------------------------------------------------------------------- /kefir_i/CapSense/capsense_sys.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/kefir_i/CapSense/capsense_sys.v -------------------------------------------------------------------------------- /template/example.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/FPGAwars/icestudio-examples/HEAD/template/example.json --------------------------------------------------------------------------------