├── .gitignore ├── LICENSE ├── README.md ├── auto_data_gen_val ├── .env ├── assets │ ├── verilog │ │ ├── context │ │ │ ├── context.fixed_features.txt │ │ │ ├── context.optional_features.txt │ │ │ └── system_context_raw.csv │ │ ├── context_embedding │ │ │ └── system_context_embedding.csv │ │ └── documented_list.txt │ └── xilinx_hls │ │ ├── context │ │ ├── context.fixed_features.txt │ │ ├── context.optional_features.txt │ │ └── system_context_raw.csv │ │ ├── context_embedding │ │ └── system_context_embedding.csv │ │ └── documented_list.txt ├── auto_restart_script.sh ├── auto_restart_script_1.sh ├── chain_utils.py ├── clean.sh ├── code_preprocesser.py ├── code_repo_documentor.py ├── code_validate.py ├── completion_handler.py ├── dataset_cleaner.py ├── dataset_utils.py ├── dataset_utils_baseline.py ├── embedding_lookup_utils.py ├── gen_block_summaries.py ├── gen_block_summaries_no_comment_exists.py ├── gen_detailed_steps.py ├── gen_global_summary.py ├── gen_verilogeval_baseline_summary.py ├── line_by_line_comments_gen.py ├── move_dataset.sh ├── my_pydantic.py ├── pre_proc_sync.py ├── preliminary_exp.py ├── preprocess_data │ ├── .env │ ├── example_code_strings_detailed_instructions.json │ ├── example_code_strings_simple_instructions.json │ ├── minhash_deduplicate.py │ ├── prepare_example_code_strings.py │ └── process_data │ │ ├── dataset_viewer.py │ │ ├── minhash.py │ │ └── preprocess.py ├── requirements.txt ├── run_all_part.sh ├── test_repo │ ├── multiplier.v │ └── passthrough.v ├── tool_utils.py ├── utils.py └── verilog_eval_to_part_data.py ├── document_customized_repo ├── decode_results.py ├── document_customized_repo.sh └── test_dir │ └── priority_encoder.v ├── imgs ├── mg_verilog_logo-removebg-preview.png └── pyverilog_patch.png ├── inference_server_setup ├── README.md ├── hf_test.py └── test.py ├── model_eval_qlora ├── gen.sh ├── gen_fp.sh ├── gen_llm1.sh ├── gen_llm2_block_to_code.sh ├── gen_simple_description.sh ├── generate2.py ├── generate2_fp.py └── standalone_eval.py ├── setup.sh ├── sft_code ├── qlora.py ├── train.sh ├── train_baseline.sh ├── train_llm1.sh └── train_llm2.sh └── verilog_eval ├── Dockerfile ├── LICENSE ├── README.md ├── build └── lib │ └── verilog_eval │ ├── __init__.py │ ├── data.py │ ├── evaluate_functional_correctness.py │ ├── evaluation.py │ └── execution.py ├── data ├── VerilogEval_Human.jsonl ├── VerilogEval_Machine.jsonl ├── example │ ├── ExampleDescriptions.jsonl │ ├── ExampleEval.jsonl │ ├── ExampleSolution.jsonl │ └── ExampleSolution.jsonl_reference.jsonl └── human-eval │ ├── HumanEval.jsonl.gz │ ├── example_problem.jsonl │ └── example_samples.jsonl ├── descriptions ├── VerilogDescription_Human.jsonl └── VerilogDescription_Machine.jsonl ├── dist └── verilog_eval-1.0-py3.8.egg ├── requirements.txt ├── setup.py ├── verilog_eval.egg-info ├── PKG-INFO ├── SOURCES.txt ├── dependency_links.txt ├── entry_points.txt ├── requires.txt └── top_level.txt └── verilog_eval ├── __init__.py ├── __pycache__ ├── __init__.cpython-311.pyc ├── __init__.cpython-38.pyc ├── data.cpython-311.pyc ├── data.cpython-38.pyc ├── evaluation.cpython-311.pyc ├── evaluation.cpython-38.pyc ├── execution.cpython-311.pyc └── execution.cpython-38.pyc ├── data.py ├── evaluate_functional_correctness.py ├── evaluation.py └── execution.py /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/README.md -------------------------------------------------------------------------------- /auto_data_gen_val/.env: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/.env -------------------------------------------------------------------------------- /auto_data_gen_val/assets/verilog/context/context.fixed_features.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/assets/verilog/context/context.fixed_features.txt -------------------------------------------------------------------------------- /auto_data_gen_val/assets/verilog/context/context.optional_features.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/verilog/context/system_context_raw.csv: -------------------------------------------------------------------------------- 1 | Filename,File type,Summary,Text,Line_id 2 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/verilog/context_embedding/system_context_embedding.csv: -------------------------------------------------------------------------------- 1 | Filename,embedding,Line_id,Text 2 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/verilog/documented_list.txt: -------------------------------------------------------------------------------- 1 | priority_encoder.v -------------------------------------------------------------------------------- /auto_data_gen_val/assets/xilinx_hls/context/context.fixed_features.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/assets/xilinx_hls/context/context.fixed_features.txt -------------------------------------------------------------------------------- /auto_data_gen_val/assets/xilinx_hls/context/context.optional_features.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/xilinx_hls/context/system_context_raw.csv: -------------------------------------------------------------------------------- 1 | Filename,File type,Summary,Text,Line_id 2 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/xilinx_hls/context_embedding/system_context_embedding.csv: -------------------------------------------------------------------------------- 1 | Filename,embedding,Line_id,Text 2 | -------------------------------------------------------------------------------- /auto_data_gen_val/assets/xilinx_hls/documented_list.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/assets/xilinx_hls/documented_list.txt -------------------------------------------------------------------------------- /auto_data_gen_val/auto_restart_script.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/auto_restart_script.sh -------------------------------------------------------------------------------- /auto_data_gen_val/auto_restart_script_1.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/auto_restart_script_1.sh -------------------------------------------------------------------------------- /auto_data_gen_val/chain_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/chain_utils.py -------------------------------------------------------------------------------- /auto_data_gen_val/clean.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/clean.sh -------------------------------------------------------------------------------- /auto_data_gen_val/code_preprocesser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/code_preprocesser.py -------------------------------------------------------------------------------- /auto_data_gen_val/code_repo_documentor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/code_repo_documentor.py -------------------------------------------------------------------------------- /auto_data_gen_val/code_validate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/code_validate.py -------------------------------------------------------------------------------- /auto_data_gen_val/completion_handler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/completion_handler.py -------------------------------------------------------------------------------- /auto_data_gen_val/dataset_cleaner.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/dataset_cleaner.py -------------------------------------------------------------------------------- /auto_data_gen_val/dataset_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/dataset_utils.py -------------------------------------------------------------------------------- /auto_data_gen_val/dataset_utils_baseline.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/dataset_utils_baseline.py -------------------------------------------------------------------------------- /auto_data_gen_val/embedding_lookup_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/embedding_lookup_utils.py -------------------------------------------------------------------------------- /auto_data_gen_val/gen_block_summaries.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/gen_block_summaries.py -------------------------------------------------------------------------------- /auto_data_gen_val/gen_block_summaries_no_comment_exists.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/gen_block_summaries_no_comment_exists.py -------------------------------------------------------------------------------- /auto_data_gen_val/gen_detailed_steps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/gen_detailed_steps.py -------------------------------------------------------------------------------- /auto_data_gen_val/gen_global_summary.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/gen_global_summary.py -------------------------------------------------------------------------------- /auto_data_gen_val/gen_verilogeval_baseline_summary.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/gen_verilogeval_baseline_summary.py -------------------------------------------------------------------------------- /auto_data_gen_val/line_by_line_comments_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/line_by_line_comments_gen.py -------------------------------------------------------------------------------- /auto_data_gen_val/move_dataset.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/move_dataset.sh -------------------------------------------------------------------------------- /auto_data_gen_val/my_pydantic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/my_pydantic.py -------------------------------------------------------------------------------- /auto_data_gen_val/pre_proc_sync.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/pre_proc_sync.py -------------------------------------------------------------------------------- /auto_data_gen_val/preliminary_exp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preliminary_exp.py -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/.env: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/.env -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/example_code_strings_detailed_instructions.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/example_code_strings_detailed_instructions.json -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/example_code_strings_simple_instructions.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/example_code_strings_simple_instructions.json -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/minhash_deduplicate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/minhash_deduplicate.py -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/prepare_example_code_strings.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/prepare_example_code_strings.py -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/process_data/dataset_viewer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/process_data/dataset_viewer.py -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/process_data/minhash.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/process_data/minhash.py -------------------------------------------------------------------------------- /auto_data_gen_val/preprocess_data/process_data/preprocess.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/preprocess_data/process_data/preprocess.py -------------------------------------------------------------------------------- /auto_data_gen_val/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/requirements.txt -------------------------------------------------------------------------------- /auto_data_gen_val/run_all_part.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/run_all_part.sh -------------------------------------------------------------------------------- /auto_data_gen_val/test_repo/multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/test_repo/multiplier.v -------------------------------------------------------------------------------- /auto_data_gen_val/test_repo/passthrough.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/test_repo/passthrough.v -------------------------------------------------------------------------------- /auto_data_gen_val/tool_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/tool_utils.py -------------------------------------------------------------------------------- /auto_data_gen_val/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/utils.py -------------------------------------------------------------------------------- /auto_data_gen_val/verilog_eval_to_part_data.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/auto_data_gen_val/verilog_eval_to_part_data.py -------------------------------------------------------------------------------- /document_customized_repo/decode_results.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/document_customized_repo/decode_results.py -------------------------------------------------------------------------------- /document_customized_repo/document_customized_repo.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/document_customized_repo/document_customized_repo.sh -------------------------------------------------------------------------------- /document_customized_repo/test_dir/priority_encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/document_customized_repo/test_dir/priority_encoder.v -------------------------------------------------------------------------------- /imgs/mg_verilog_logo-removebg-preview.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/imgs/mg_verilog_logo-removebg-preview.png -------------------------------------------------------------------------------- /imgs/pyverilog_patch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/imgs/pyverilog_patch.png -------------------------------------------------------------------------------- /inference_server_setup/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/inference_server_setup/README.md -------------------------------------------------------------------------------- /inference_server_setup/hf_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/inference_server_setup/hf_test.py -------------------------------------------------------------------------------- /inference_server_setup/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/inference_server_setup/test.py -------------------------------------------------------------------------------- /model_eval_qlora/gen.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/gen.sh -------------------------------------------------------------------------------- /model_eval_qlora/gen_fp.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/gen_fp.sh -------------------------------------------------------------------------------- /model_eval_qlora/gen_llm1.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/gen_llm1.sh -------------------------------------------------------------------------------- /model_eval_qlora/gen_llm2_block_to_code.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/gen_llm2_block_to_code.sh -------------------------------------------------------------------------------- /model_eval_qlora/gen_simple_description.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/gen_simple_description.sh -------------------------------------------------------------------------------- /model_eval_qlora/generate2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/generate2.py -------------------------------------------------------------------------------- /model_eval_qlora/generate2_fp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/generate2_fp.py -------------------------------------------------------------------------------- /model_eval_qlora/standalone_eval.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/model_eval_qlora/standalone_eval.py -------------------------------------------------------------------------------- /setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/setup.sh -------------------------------------------------------------------------------- /sft_code/qlora.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/sft_code/qlora.py -------------------------------------------------------------------------------- /sft_code/train.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/sft_code/train.sh -------------------------------------------------------------------------------- /sft_code/train_baseline.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/sft_code/train_baseline.sh -------------------------------------------------------------------------------- /sft_code/train_llm1.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/sft_code/train_llm1.sh -------------------------------------------------------------------------------- /sft_code/train_llm2.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/sft_code/train_llm2.sh -------------------------------------------------------------------------------- /verilog_eval/Dockerfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/Dockerfile -------------------------------------------------------------------------------- /verilog_eval/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/LICENSE -------------------------------------------------------------------------------- /verilog_eval/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/README.md -------------------------------------------------------------------------------- /verilog_eval/build/lib/verilog_eval/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog_eval/build/lib/verilog_eval/data.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/build/lib/verilog_eval/data.py -------------------------------------------------------------------------------- /verilog_eval/build/lib/verilog_eval/evaluate_functional_correctness.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/build/lib/verilog_eval/evaluate_functional_correctness.py -------------------------------------------------------------------------------- /verilog_eval/build/lib/verilog_eval/evaluation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/build/lib/verilog_eval/evaluation.py -------------------------------------------------------------------------------- /verilog_eval/build/lib/verilog_eval/execution.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/build/lib/verilog_eval/execution.py -------------------------------------------------------------------------------- /verilog_eval/data/VerilogEval_Human.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/VerilogEval_Human.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/VerilogEval_Machine.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/VerilogEval_Machine.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/example/ExampleDescriptions.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/example/ExampleDescriptions.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/example/ExampleEval.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/example/ExampleEval.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/example/ExampleSolution.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/example/ExampleSolution.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/example/ExampleSolution.jsonl_reference.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/example/ExampleSolution.jsonl_reference.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/human-eval/HumanEval.jsonl.gz: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/human-eval/HumanEval.jsonl.gz -------------------------------------------------------------------------------- /verilog_eval/data/human-eval/example_problem.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/human-eval/example_problem.jsonl -------------------------------------------------------------------------------- /verilog_eval/data/human-eval/example_samples.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/data/human-eval/example_samples.jsonl -------------------------------------------------------------------------------- /verilog_eval/descriptions/VerilogDescription_Human.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/descriptions/VerilogDescription_Human.jsonl -------------------------------------------------------------------------------- /verilog_eval/descriptions/VerilogDescription_Machine.jsonl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/descriptions/VerilogDescription_Machine.jsonl -------------------------------------------------------------------------------- /verilog_eval/dist/verilog_eval-1.0-py3.8.egg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/dist/verilog_eval-1.0-py3.8.egg -------------------------------------------------------------------------------- /verilog_eval/requirements.txt: -------------------------------------------------------------------------------- 1 | tqdm 2 | fire 3 | numpy 4 | -------------------------------------------------------------------------------- /verilog_eval/setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/setup.py -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/PKG-INFO: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval.egg-info/PKG-INFO -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/SOURCES.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval.egg-info/SOURCES.txt -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/dependency_links.txt: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/entry_points.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval.egg-info/entry_points.txt -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/requires.txt: -------------------------------------------------------------------------------- 1 | tqdm 2 | fire 3 | numpy 4 | -------------------------------------------------------------------------------- /verilog_eval/verilog_eval.egg-info/top_level.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval.egg-info/top_level.txt -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/__init__.cpython-311.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/__init__.cpython-311.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/__init__.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/__init__.cpython-38.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/data.cpython-311.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/data.cpython-311.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/data.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/data.cpython-38.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/evaluation.cpython-311.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/evaluation.cpython-311.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/evaluation.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/evaluation.cpython-38.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/execution.cpython-311.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/execution.cpython-311.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/__pycache__/execution.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/__pycache__/execution.cpython-38.pyc -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/data.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/data.py -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/evaluate_functional_correctness.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/evaluate_functional_correctness.py -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/evaluation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/evaluation.py -------------------------------------------------------------------------------- /verilog_eval/verilog_eval/execution.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/GATECH-EIC/mg-verilog/HEAD/verilog_eval/verilog_eval/execution.py --------------------------------------------------------------------------------