├── README.md └── homework ├── README.md ├── ch1-2 ├── adv_01_04_2022E8020282071_文家宝.md ├── adv_01_04_2022E8020282071_文家宝.pdf └── pic │ ├── STA.png │ └── inv.png ├── ch3 ├── BinToBCD │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _235431_archive_1.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_tapi.xml.gz │ │ │ │ │ └── idents_u5KnYy.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _235431_archive_1.so │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.0 │ │ │ ├── _235431_archive_1.a │ │ │ └── _235431_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.235431.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_BinToBCD.v │ ├── src │ │ ├── BinToBCD_m1.v │ │ ├── BinToBCD_m2.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ └── verdi_perf_err.log │ └── work │ │ ├── BINTOBCD_M1.mr │ │ ├── BINTOBCD_M2.mr │ │ ├── BinToBCD_m1-verilog.pvl │ │ ├── BinToBCD_m1-verilog.syn │ │ ├── BinToBCD_m2-verilog.pvl │ │ ├── BinToBCD_m2-verilog.syn │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── SeqDetector │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _213184_archive_1.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_EQVjQT.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _213184_archive_1.so │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.0 │ │ │ ├── _213184_archive_1.a │ │ │ └── _213184_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.213184.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_top.v │ ├── src │ │ ├── check_sequence_1.v │ │ ├── check_sequence_2.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ └── verdi_perf_err.log │ └── work │ │ ├── CHECK_SEQUENCE_1.mr │ │ ├── CHECK_SEQUENCE_2.mr │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── check_sequence_1-verilog.pvl │ │ ├── check_sequence_1-verilog.syn │ │ ├── check_sequence_2-verilog.pvl │ │ ├── check_sequence_2-verilog.syn │ │ ├── command.log │ │ ├── default.svf │ │ ├── filenames_212368_D20221004.log │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── VectorDetector │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _287142_archive_1.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_WRTFgF.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _287142_archive_1.so │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.0 │ │ │ ├── _287142_archive_1.a │ │ │ └── _287142_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.287142.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_VectorDector.v │ ├── src │ │ ├── VectorDetector_m1.v │ │ ├── VectorDetector_m2.v │ │ ├── VectorDetector_m3.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ └── verdi_perf_err.log │ └── work │ │ ├── TOP.mr │ │ ├── VECTORDETECTOR_M1.mr │ │ ├── VECTORDETECTOR_M2.mr │ │ ├── VECTORDETECTOR_M3.mr │ │ ├── VectorDetector_m1-verilog.pvl │ │ ├── VectorDetector_m1-verilog.syn │ │ ├── VectorDetector_m2-verilog.pvl │ │ ├── VectorDetector_m2-verilog.syn │ │ ├── VectorDetector_m3-verilog.pvl │ │ ├── VectorDetector_m3-verilog.syn │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── adv_02_04_2022E8020282071_文家宝.pdf └── report │ ├── adv_02_04_2022E8020282071_文家宝.md │ ├── adv_02_04_2022E8020282071_文家宝.pdf │ └── pic │ ├── BinToBcd1_1.png │ ├── BinToBcd1_2.png │ ├── BinToBcd2_1.png │ ├── SeqDector.png │ ├── VectorDector1.png │ └── VectorDector2.png ├── ch4-5 ├── BarrelReg │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _222276_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_iyDepQ.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _219975_archive_1.so │ │ ├── _221173_archive_1.so │ │ ├── _222276_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.2 │ │ │ ├── _222276_archive_1.a │ │ │ └── _222276_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.222276.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_BarrelReg.v │ ├── src │ │ ├── barrel.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── da_debug.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── BARREL.mr │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── barrel-verilog.pvl │ │ ├── barrel-verilog.syn │ │ ├── command.log │ │ ├── default.svf │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── CLA │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _214443_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── _prev_archive_1.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_tapi.xml.gz │ │ │ │ │ └── idents_zv9ieg.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hil_stmts.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_merge.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _207355_archive_1.so │ │ ├── _208787_archive_1.so │ │ ├── _209946_archive_1.so │ │ ├── _211014_archive_1.so │ │ ├── _212094_archive_1.so │ │ ├── _213330_archive_1.so │ │ ├── _214443_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_archive_1.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.6 │ │ │ ├── _214443_archive_1.a │ │ │ ├── _214443_archive_1.a.info │ │ │ ├── _prev_archive_1.a │ │ │ └── _prev_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.214443.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ ├── signal.rc │ │ └── tb_cla.v │ ├── src │ │ ├── cla.v │ │ ├── sum.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── da_debug.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── ADDER.mr │ │ ├── ADDER_CLA4.mr │ │ ├── CLA.mr │ │ ├── CLA16.mr │ │ ├── SUM.mr │ │ ├── TOP.mr │ │ ├── adder-verilog.pvl │ │ ├── adder-verilog.syn │ │ ├── adder_cla4-verilog.pvl │ │ ├── adder_cla4-verilog.syn │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── cla-verilog.pvl │ │ ├── cla-verilog.syn │ │ ├── cla16-verilog.pvl │ │ ├── cla16-verilog.syn │ │ ├── command.log │ │ ├── default.svf │ │ ├── sum-verilog.pvl │ │ ├── sum-verilog.syn │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── Mul │ ├── Makefile │ ├── sim │ │ └── main.cpp │ ├── src │ │ ├── boothenc.v │ │ ├── csa.v │ │ ├── fulladder.v │ │ ├── genimm.v │ │ ├── rca.v │ │ └── top.v │ └── syn │ │ └── script │ │ ├── Sdc.tcl │ │ └── SynFlow.tcl ├── StopWatch │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _244842_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_1ZfpeT.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _225732_archive_1.so │ │ ├── _226850_archive_1.so │ │ ├── _227866_archive_1.so │ │ ├── _228709_archive_1.so │ │ ├── _229701_archive_1.so │ │ ├── _230680_archive_1.so │ │ ├── _231549_archive_1.so │ │ ├── _232512_archive_1.so │ │ ├── _233342_archive_1.so │ │ ├── _234397_archive_1.so │ │ ├── _235390_archive_1.so │ │ ├── _236395_archive_1.so │ │ ├── _237455_archive_1.so │ │ ├── _238645_archive_1.so │ │ ├── _239617_archive_1.so │ │ ├── _240899_archive_1.so │ │ ├── _241888_archive_1.so │ │ ├── _242882_archive_1.so │ │ ├── _243856_archive_1.so │ │ ├── _244842_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.19 │ │ │ ├── _244842_archive_1.a │ │ │ └── _244842_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.244842.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ ├── signal.rc │ │ └── tb_Stopwatch.v │ ├── src │ │ ├── clk_gen.v │ │ ├── stopwatch.v │ │ └── watch.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── stop_watch.sdc │ │ │ ├── stop_watch.sdf │ │ │ └── stop_watch.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── stop_watch.area_rpt │ │ │ ├── stop_watch.const_rpt │ │ │ ├── stop_watch.full_timing_rpt │ │ │ ├── stop_watch.hold_timing_rpt │ │ │ ├── stop_watch.power_rpt │ │ │ ├── stop_watch.qor_rpt │ │ │ ├── stop_watch.ref_rpt │ │ │ ├── stop_watch.setup_timing_rpt │ │ │ ├── stop_watch.timing_rpt │ │ │ ├── stop_watch.violators_rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── da_debug.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── CLK_GEN.mr │ │ ├── STOP_WATCH.mr │ │ ├── WATCH.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── clk_gen-verilog.pvl │ │ ├── clk_gen-verilog.syn │ │ ├── command.log │ │ ├── default.svf │ │ ├── stop_watch-verilog.pvl │ │ ├── stop_watch-verilog.syn │ │ ├── watch-verilog.pvl │ │ └── watch-verilog.syn └── report │ ├── adv_2_4_137.md │ ├── adv_2_4_137.pdf │ └── pic │ ├── barrel.png │ ├── cla.png │ ├── watch1.png │ ├── watch2.png │ ├── watch3.png │ ├── watchclear.png │ └── watchstart.png ├── ch6-7 ├── AHBSram │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _356889_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_c2AFs9.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _355988_archive_1.so │ │ ├── _356889_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.1 │ │ │ ├── _356889_archive_1.a │ │ │ └── _356889_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.356889.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_ahbsram.v │ ├── src │ │ ├── sram.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── SRAM.mr │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── filenames_357453_D20221113.log │ │ ├── sram-verilog.pvl │ │ ├── sram-verilog.syn │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── DataSort │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _352288_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cc │ │ │ │ ├── cc_bcode.db │ │ │ │ └── cc_dummy_file │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_5fH720.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _349746_archive_1.so │ │ ├── _350487_archive_1.so │ │ ├── _351406_archive_1.so │ │ ├── _352288_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.3 │ │ │ ├── _352288_archive_1.a │ │ │ └── _352288_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.352288.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ ├── signal.rc │ │ └── tb_datasort.v │ ├── src │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── MatrixScan │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _353982_archive_1.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_S1OO1W.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _353982_archive_1.so │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.0 │ │ │ ├── _353982_archive_1.a │ │ │ └── _353982_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.353982.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ └── tb_matrixsort.v │ ├── src │ │ ├── sram.v │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ └── verdi_perf_err.log │ └── work │ │ ├── SRAM.mr │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── sram-verilog.pvl │ │ ├── sram-verilog.syn │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn ├── Sqrt │ ├── Makefile │ ├── build │ │ ├── log │ │ │ ├── report.log │ │ │ └── run.log │ │ ├── simtop │ │ ├── simtop.daidir │ │ │ ├── .daidir_complete │ │ │ ├── .normal_done │ │ │ ├── .vcs.timestamp │ │ │ ├── _348427_archive_1.so │ │ │ ├── _csrc0.so │ │ │ ├── binmap.sdb │ │ │ ├── build_db │ │ │ ├── cgname.json │ │ │ ├── covg_defs │ │ │ ├── debug_dump │ │ │ │ ├── .version │ │ │ │ ├── AllModulesSkeletons.sdb │ │ │ │ ├── HsimSigOptDb.sdb │ │ │ │ ├── dumpcheck.db │ │ │ │ ├── dve_debug.db.gz │ │ │ │ ├── fsearch │ │ │ │ │ ├── .create_fsearch_db │ │ │ │ │ ├── check_fsearch_db │ │ │ │ │ ├── fsearch.stat │ │ │ │ │ ├── idents_THcfPH.xml.gz │ │ │ │ │ └── idents_tapi.xml.gz │ │ │ │ ├── src_files_verilog │ │ │ │ ├── topmodules │ │ │ │ └── vir.sdb │ │ │ ├── eblklvl.db │ │ │ ├── elabmoddb.sdb │ │ │ ├── external_functions │ │ │ ├── hslevel_callgraph.sdb │ │ │ ├── hslevel_level.sdb │ │ │ ├── hslevel_rtime_level.sdb │ │ │ ├── hsscan_cfg.dat │ │ │ ├── nsparam.dat │ │ │ ├── pcxpxmr.dat │ │ │ ├── prof.sdb │ │ │ ├── rmapats.dat │ │ │ ├── rmapats.so │ │ │ ├── saifNetInfo.db │ │ │ ├── simv.kdb │ │ │ ├── stitch_nsparam.dat │ │ │ ├── tt.sdb │ │ │ ├── vcs_rebuild │ │ │ ├── vcselab_master_hsim_elabout.db │ │ │ ├── vcselab_misc_hsdef.db │ │ │ ├── vcselab_misc_hsim_elab.db │ │ │ ├── vcselab_misc_hsim_fegate.db │ │ │ ├── vcselab_misc_hsim_lvl.db │ │ │ ├── vcselab_misc_hsim_name.db │ │ │ ├── vcselab_misc_hsim_uds.db │ │ │ ├── vcselab_misc_midd.db │ │ │ ├── vcselab_misc_mnmn.db │ │ │ ├── vcselab_misc_partition.db │ │ │ ├── vcselab_misc_tCEYNb │ │ │ ├── vcselab_misc_vcselabref.db │ │ │ └── vcselab_misc_vpdnodenums │ │ └── simtop.fsdb │ ├── csrc │ │ ├── Makefile │ │ ├── Makefile.hsopt │ │ ├── SIM_l.o │ │ ├── _345713_archive_1.so │ │ ├── _346522_archive_1.so │ │ ├── _347527_archive_1.so │ │ ├── _348427_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_cginfo.json │ │ ├── _vcs_pli_stub_.c │ │ ├── _vcs_pli_stub_.o │ │ ├── archive.3 │ │ │ ├── _348427_archive_1.a │ │ │ └── _348427_archive_1.a.info │ │ ├── cgincr.sdb │ │ ├── cginfo.json │ │ ├── cgproc.348427.json │ │ ├── filelist │ │ ├── filelist.cu │ │ ├── filelist.dpi │ │ ├── filelist.hsopt │ │ ├── filelist.hsopt.llvm2_0.objs │ │ ├── filelist.hsopt.objs │ │ ├── filelist.pli │ │ ├── hsim │ │ │ └── hsim.sdb │ │ ├── import_dpic.h │ │ ├── objs │ │ │ └── amcQw_d.o │ │ ├── pre.cgincr.sdb │ │ ├── product_timestamp │ │ ├── rmapats.c │ │ ├── rmapats.h │ │ ├── rmapats.m │ │ ├── rmapats.o │ │ ├── rmapats_mop.o │ │ ├── rmar.c │ │ ├── rmar.h │ │ ├── rmar.o │ │ ├── rmar0.h │ │ ├── rmar_llvm_0_0.o │ │ ├── rmar_llvm_0_1.o │ │ └── rmar_nd.o │ ├── novas.conf │ ├── novas.rc │ ├── novas_dump.log │ ├── sim │ │ ├── filelist_sim.f │ │ ├── main.cpp │ │ ├── signal.rc │ │ └── tb_sqrt.v │ ├── src │ │ └── top.v │ ├── syn │ │ ├── filelist_syn.f │ │ ├── log │ │ │ ├── last_check_timing.log │ │ │ └── top_syn.log │ │ ├── mapped │ │ │ ├── top.sdc │ │ │ ├── top.sdf │ │ │ └── top.v │ │ ├── report │ │ │ ├── check_design.rpt │ │ │ ├── check_timing.rpt │ │ │ ├── top.area_rpt │ │ │ ├── top.const_rpt │ │ │ ├── top.full_timing_rpt │ │ │ ├── top.hold_timing_rpt │ │ │ ├── top.power_rpt │ │ │ ├── top.qor_rpt │ │ │ ├── top.ref_rpt │ │ │ ├── top.setup_timing_rpt │ │ │ ├── top.timing_rpt │ │ │ └── top.violators_rpt │ │ └── script │ │ │ ├── Sdc.tcl │ │ │ └── SynFlow.tcl │ ├── ucli.key │ ├── verdiLog │ │ ├── .diagnose.oneSearch │ │ ├── ToNetlist.log │ │ ├── compiler.log │ │ ├── exe.log │ │ ├── novas.log │ │ ├── novas.rc │ │ ├── novas_autosave.ses │ │ ├── novas_autosave.ses.config │ │ ├── novas_autosave.ses.png │ │ ├── novas_autosave.ses.wave.0 │ │ ├── turbo.log │ │ ├── verdi.cmd │ │ ├── verdi.cmd.bak │ │ └── verdi_perf_err.log │ └── work │ │ ├── TOP.mr │ │ ├── alib-52 │ │ └── ss_1v62_125c.db.alib │ │ ├── command.log │ │ ├── default.svf │ │ ├── top-verilog.pvl │ │ └── top-verilog.syn └── report │ ├── adv_2_4_137.md │ ├── adv_2_4_137.pdf │ └── pic │ ├── ahbsram.png │ ├── datasort.png │ ├── matrix.png │ └── sqrt.png └── ch71617 ├── ApbSlave ├── Makefile ├── build │ ├── log │ │ ├── report.log │ │ └── run.log │ ├── simtop │ ├── simtop.daidir │ │ ├── .daidir_complete │ │ ├── .normal_done │ │ ├── .vcs.timestamp │ │ ├── _32804_archive_1.so │ │ ├── _csrc0.so │ │ ├── binmap.sdb │ │ ├── build_db │ │ ├── cc │ │ │ ├── cc_bcode.db │ │ │ └── cc_dummy_file │ │ ├── cgname.json │ │ ├── covg_defs │ │ ├── debug_dump │ │ │ ├── .version │ │ │ ├── AllModulesSkeletons.sdb │ │ │ ├── HsimSigOptDb.sdb │ │ │ ├── dumpcheck.db │ │ │ ├── dve_debug.db.gz │ │ │ ├── fsearch │ │ │ │ ├── .create_fsearch_db │ │ │ │ ├── check_fsearch_db │ │ │ │ ├── fsearch.stat │ │ │ │ ├── idents_6Hs7L7.xml.gz │ │ │ │ └── idents_tapi.xml.gz │ │ │ ├── src_files_verilog │ │ │ ├── topmodules │ │ │ └── vir.sdb │ │ ├── eblklvl.db │ │ ├── elabmoddb.sdb │ │ ├── external_functions │ │ ├── hslevel_callgraph.sdb │ │ ├── hslevel_level.sdb │ │ ├── hslevel_rtime_level.sdb │ │ ├── hsscan_cfg.dat │ │ ├── nsparam.dat │ │ ├── pcxpxmr.dat │ │ ├── prof.sdb │ │ ├── rmapats.dat │ │ ├── rmapats.so │ │ ├── saifNetInfo.db │ │ ├── simv.kdb │ │ ├── stitch_nsparam.dat │ │ ├── tt.sdb │ │ ├── vcs_rebuild │ │ ├── vcselab_master_hsim_elabout.db │ │ ├── vcselab_misc_hsdef.db │ │ ├── vcselab_misc_hsim_elab.db │ │ ├── vcselab_misc_hsim_fegate.db │ │ ├── vcselab_misc_hsim_lvl.db │ │ ├── vcselab_misc_hsim_name.db │ │ ├── vcselab_misc_hsim_uds.db │ │ ├── vcselab_misc_midd.db │ │ ├── vcselab_misc_mnmn.db │ │ ├── vcselab_misc_partition.db │ │ ├── vcselab_misc_tCEYNb │ │ ├── vcselab_misc_vcselabref.db │ │ └── vcselab_misc_vpdnodenums │ └── simtop.fsdb ├── csrc │ ├── Makefile │ ├── Makefile.hsopt │ ├── SIM_l.o │ ├── _10708_archive_1.so │ ├── _12390_archive_1.so │ ├── _13263_archive_1.so │ ├── _14398_archive_1.so │ ├── _15261_archive_1.so │ ├── _16223_archive_1.so │ ├── _17085_archive_1.so │ ├── _18066_archive_1.so │ ├── _18928_archive_1.so │ ├── _19719_archive_1.so │ ├── _19900_archive_1.so │ ├── _20454_archive_1.so │ ├── _20811_archive_1.so │ ├── _21519_archive_1.so │ ├── _21523_archive_1.so │ ├── _22240_archive_1.so │ ├── _22490_archive_1.so │ ├── _23127_archive_1.so │ ├── _23380_archive_1.so │ ├── _24085_archive_1.so │ ├── _24277_archive_1.so │ ├── _24965_archive_1.so │ ├── _25234_archive_1.so │ ├── _25846_archive_1.so │ ├── _26284_archive_1.so │ ├── _26735_archive_1.so │ ├── _27613_archive_1.so │ ├── _28516_archive_1.so │ ├── _28574_archive_1.so │ ├── _29583_archive_1.so │ ├── _30454_archive_1.so │ ├── _32804_archive_1.so │ ├── _8843_archive_1.so │ ├── _9756_archive_1.so │ ├── _csrc0.so │ ├── _prev_cginfo.json │ ├── _vcs_pli_stub_.c │ ├── _vcs_pli_stub_.o │ ├── archive.33 │ │ ├── _32804_archive_1.a │ │ └── _32804_archive_1.a.info │ ├── cgincr.sdb │ ├── cginfo.json │ ├── cgproc.32804.json │ ├── filelist │ ├── filelist.cu │ ├── filelist.dpi │ ├── filelist.hsopt │ ├── filelist.hsopt.llvm2_0.objs │ ├── filelist.hsopt.objs │ ├── filelist.pli │ ├── hsim │ │ └── hsim.sdb │ ├── import_dpic.h │ ├── objs │ │ └── amcQw_d.o │ ├── pre.cgincr.sdb │ ├── product_timestamp │ ├── rmapats.c │ ├── rmapats.h │ ├── rmapats.m │ ├── rmapats.o │ ├── rmapats_mop.o │ ├── rmar.c │ ├── rmar.h │ ├── rmar.o │ ├── rmar0.h │ ├── rmar_llvm_0_0.o │ ├── rmar_llvm_0_1.o │ └── rmar_nd.o ├── novas.conf ├── novas.rc ├── novas_dump.log ├── sim │ ├── filelist_sim.f │ ├── main.cpp │ ├── signal.rc │ └── tb_apbtimer.v ├── src │ └── top.v ├── syn │ ├── filelist_syn.f │ ├── log │ │ ├── last_check_timing.log │ │ └── top_syn.log │ ├── mapped │ │ ├── timerapb.sdc │ │ ├── timerapb.sdf │ │ └── timerapb.v │ ├── report │ │ ├── check_design.rpt │ │ ├── check_timing.rpt │ │ ├── timerapb.area_rpt │ │ ├── timerapb.const_rpt │ │ ├── timerapb.full_timing_rpt │ │ ├── timerapb.hold_timing_rpt │ │ ├── timerapb.power_rpt │ │ ├── timerapb.qor_rpt │ │ ├── timerapb.ref_rpt │ │ ├── timerapb.setup_timing_rpt │ │ ├── timerapb.timing_rpt │ │ └── timerapb.violators_rpt │ └── script │ │ ├── Sdc.tcl │ │ └── SynFlow.tcl ├── ucli.key ├── verdiLog │ ├── .diagnose.oneSearch │ ├── ToNetlist.log │ ├── compiler.log │ ├── exe.log │ ├── novas.log │ ├── novas.rc │ ├── novas_autosave.ses │ ├── novas_autosave.ses.config │ ├── novas_autosave.ses.png │ ├── novas_autosave.ses.wave.0 │ ├── turbo.log │ ├── verdi.cmd │ ├── verdi.cmd.bak │ └── verdi_perf_err.log └── work │ ├── TIMERAPB.mr │ ├── alib-52 │ └── ss_1v62_125c.db.alib │ ├── command.log │ ├── default.svf │ ├── timerapb-verilog.pvl │ └── timerapb-verilog.syn ├── Divder ├── Makefile ├── build │ ├── log │ │ ├── report.log │ │ └── run.log │ ├── simtop │ ├── simtop.daidir │ │ ├── .daidir_complete │ │ ├── .normal_done │ │ ├── .vcs.timestamp │ │ ├── _45015_archive_1.so │ │ ├── _csrc0.so │ │ ├── binmap.sdb │ │ ├── build_db │ │ ├── cgname.json │ │ ├── covg_defs │ │ ├── debug_dump │ │ │ ├── .version │ │ │ ├── AllModulesSkeletons.sdb │ │ │ ├── HsimSigOptDb.sdb │ │ │ ├── dumpcheck.db │ │ │ ├── dve_debug.db.gz │ │ │ ├── fsearch │ │ │ │ ├── .create_fsearch_db │ │ │ │ ├── check_fsearch_db │ │ │ │ ├── fsearch.stat │ │ │ │ ├── idents_HsMxTQ.xml.gz │ │ │ │ └── idents_tapi.xml.gz │ │ │ ├── src_files_verilog │ │ │ ├── topmodules │ │ │ └── vir.sdb │ │ ├── eblklvl.db │ │ ├── elabmoddb.sdb │ │ ├── external_functions │ │ ├── hslevel_callgraph.sdb │ │ ├── hslevel_level.sdb │ │ ├── hslevel_rtime_level.sdb │ │ ├── hsscan_cfg.dat │ │ ├── nsparam.dat │ │ ├── pcxpxmr.dat │ │ ├── prof.sdb │ │ ├── rmapats.dat │ │ ├── rmapats.so │ │ ├── saifNetInfo.db │ │ ├── simv.kdb │ │ ├── stitch_nsparam.dat │ │ ├── tt.sdb │ │ ├── vcs_rebuild │ │ ├── vcselab_master_hsim_elabout.db │ │ ├── vcselab_misc_hsdef.db │ │ ├── vcselab_misc_hsim_elab.db │ │ ├── vcselab_misc_hsim_fegate.db │ │ ├── vcselab_misc_hsim_lvl.db │ │ ├── vcselab_misc_hsim_name.db │ │ ├── vcselab_misc_hsim_uds.db │ │ ├── vcselab_misc_midd.db │ │ ├── vcselab_misc_mnmn.db │ │ ├── vcselab_misc_partition.db │ │ ├── vcselab_misc_tCEYNb │ │ ├── vcselab_misc_vcselabref.db │ │ └── vcselab_misc_vpdnodenums │ └── simtop.fsdb ├── csrc │ ├── Makefile │ ├── Makefile.hsopt │ ├── SIM_l.o │ ├── _43440_archive_1.so │ ├── _44195_archive_1.so │ ├── _45015_archive_1.so │ ├── _csrc0.so │ ├── _prev_cginfo.json │ ├── _vcs_pli_stub_.c │ ├── _vcs_pli_stub_.o │ ├── archive.2 │ │ ├── _45015_archive_1.a │ │ └── _45015_archive_1.a.info │ ├── cgincr.sdb │ ├── cginfo.json │ ├── cgproc.45015.json │ ├── filelist │ ├── filelist.cu │ ├── filelist.dpi │ ├── filelist.hsopt │ ├── filelist.hsopt.llvm2_0.objs │ ├── filelist.hsopt.objs │ ├── filelist.pli │ ├── hsim │ │ └── hsim.sdb │ ├── import_dpic.h │ ├── objs │ │ └── amcQw_d.o │ ├── pre.cgincr.sdb │ ├── product_timestamp │ ├── rmapats.c │ ├── rmapats.h │ ├── rmapats.m │ ├── rmapats.o │ ├── rmapats_mop.o │ ├── rmar.c │ ├── rmar.h │ ├── rmar.o │ ├── rmar0.h │ ├── rmar_llvm_0_0.o │ ├── rmar_llvm_0_1.o │ └── rmar_nd.o ├── novas.conf ├── novas.rc ├── novas_dump.log ├── sim │ ├── filelist_sim.f │ ├── main.cpp │ ├── signal.rc │ └── tb_div.v ├── src │ └── top.v ├── syn │ ├── filelist_syn.f │ ├── log │ │ ├── last_check_timing.log │ │ └── top_syn.log │ ├── mapped │ │ ├── top.sdc │ │ ├── top.sdf │ │ └── top.v │ ├── report │ │ ├── check_design.rpt │ │ ├── check_timing.rpt │ │ ├── top.area_rpt │ │ ├── top.const_rpt │ │ ├── top.full_timing_rpt │ │ ├── top.hold_timing_rpt │ │ ├── top.power_rpt │ │ ├── top.qor_rpt │ │ ├── top.ref_rpt │ │ ├── top.setup_timing_rpt │ │ ├── top.timing_rpt │ │ └── top.violators_rpt │ └── script │ │ ├── Sdc.tcl │ │ └── SynFlow.tcl ├── ucli.key ├── verdiLog │ ├── .47448gift-virtual-machine.conf │ ├── .diagnose.oneSearch │ ├── ToNetlist.log │ ├── compiler.log │ ├── exe.log │ ├── novas.log │ ├── novas.rc │ ├── novas_autosave.ses │ ├── novas_autosave.ses.config │ ├── novas_autosave.ses.png │ ├── novas_autosave.ses.wave.0 │ ├── novas_ones_gift-virtual-machine_47448.log.result │ ├── tdc.list.oneSearch │ ├── turbo.log │ ├── verdi.cmd │ ├── verdi.cmd.bak │ └── verdi_perf_err.log └── work │ ├── TOP.mr │ ├── alib-52 │ └── ss_1v62_125c.db.alib │ ├── command.log │ ├── default.svf │ ├── top-verilog.pvl │ └── top-verilog.syn ├── Sort ├── Makefile ├── build │ ├── log │ │ ├── report.log │ │ └── run.log │ ├── simtop │ ├── simtop.daidir │ │ ├── .daidir_complete │ │ ├── .normal_done │ │ ├── .vcs.timestamp │ │ ├── _62430_archive_1.so │ │ ├── _csrc0.so │ │ ├── _prev_archive_1.so │ │ ├── binmap.sdb │ │ ├── build_db │ │ ├── cc │ │ │ ├── cc_bcode.db │ │ │ └── cc_dummy_file │ │ ├── cgname.json │ │ ├── covg_defs │ │ ├── debug_dump │ │ │ ├── .version │ │ │ ├── AllModulesSkeletons.sdb │ │ │ ├── HsimSigOptDb.sdb │ │ │ ├── dumpcheck.db │ │ │ ├── dve_debug.db.gz │ │ │ ├── fsearch │ │ │ │ ├── .create_fsearch_db │ │ │ │ ├── check_fsearch_db │ │ │ │ ├── fsearch.stat │ │ │ │ ├── idents_Wyrt04.xml.gz │ │ │ │ └── idents_tapi.xml.gz │ │ │ ├── src_files_verilog │ │ │ ├── topmodules │ │ │ └── vir.sdb │ │ ├── eblklvl.db │ │ ├── elabmoddb.sdb │ │ ├── external_functions │ │ ├── hslevel_callgraph.sdb │ │ ├── hslevel_level.sdb │ │ ├── hslevel_rtime_level.sdb │ │ ├── hsscan_cfg.dat │ │ ├── nsparam.dat │ │ ├── pcxpxmr.dat │ │ ├── prof.sdb │ │ ├── rmapats.dat │ │ ├── rmapats.so │ │ ├── saifNetInfo.db │ │ ├── simv.kdb │ │ ├── stitch_nsparam.dat │ │ ├── tt.sdb │ │ ├── vcs_rebuild │ │ ├── vcselab_master_hsim_elabout.db │ │ ├── vcselab_misc_hsdef.db │ │ ├── vcselab_misc_hsim_elab.db │ │ ├── vcselab_misc_hsim_fegate.db │ │ ├── vcselab_misc_hsim_lvl.db │ │ ├── vcselab_misc_hsim_name.db │ │ ├── vcselab_misc_hsim_uds.db │ │ ├── vcselab_misc_midd.db │ │ ├── vcselab_misc_mnmn.db │ │ ├── vcselab_misc_partition.db │ │ ├── vcselab_misc_tCEYNb │ │ ├── vcselab_misc_vcselabref.db │ │ └── vcselab_misc_vpdnodenums │ └── simtop.fsdb ├── csrc │ ├── Makefile │ ├── Makefile.hsopt │ ├── SIM_l.o │ ├── _53915_archive_1.so │ ├── _55128_archive_1.so │ ├── _56164_archive_1.so │ ├── _57302_archive_1.so │ ├── _58305_archive_1.so │ ├── _59323_archive_1.so │ ├── _60401_archive_1.so │ ├── _61405_archive_1.so │ ├── _62430_archive_1.so │ ├── _csrc0.so │ ├── _prev_archive_1.so │ ├── _prev_cginfo.json │ ├── _vcs_pli_stub_.c │ ├── _vcs_pli_stub_.o │ ├── archive.8 │ │ ├── _62430_archive_1.a │ │ ├── _62430_archive_1.a.info │ │ ├── _prev_archive_1.a │ │ └── _prev_archive_1.a.info │ ├── cgincr.sdb │ ├── cginfo.json │ ├── cgproc.62430.json │ ├── filelist │ ├── filelist.cu │ ├── filelist.dpi │ ├── filelist.hsopt │ ├── filelist.hsopt.llvm2_0.objs │ ├── filelist.hsopt.objs │ ├── filelist.pli │ ├── hsim │ │ └── hsim.sdb │ ├── import_dpic.h │ ├── objs │ │ └── amcQw_d.o │ ├── pre.cgincr.sdb │ ├── product_timestamp │ ├── rmapats.c │ ├── rmapats.h │ ├── rmapats.m │ ├── rmapats.o │ ├── rmapats_mop.o │ ├── rmar.c │ ├── rmar.h │ ├── rmar.o │ ├── rmar0.h │ ├── rmar_llvm_0_0.o │ ├── rmar_llvm_0_1.o │ └── rmar_nd.o ├── novas.conf ├── novas.rc ├── novas_dump.log ├── sim │ ├── filelist_sim.f │ ├── main.cpp │ ├── signal.rc │ └── tb_sort.v ├── src │ ├── decode16_5.v │ ├── onehotdec.v │ ├── sum16.v │ └── top.v ├── syn │ ├── filelist_syn.f │ ├── log │ │ ├── last_check_timing.log │ │ └── top_syn.log │ ├── mapped │ │ ├── top.sdc │ │ ├── top.sdf │ │ └── top.v │ ├── report │ │ ├── check_design.rpt │ │ ├── check_timing.rpt │ │ ├── top.area_rpt │ │ ├── top.const_rpt │ │ ├── top.full_timing_rpt │ │ ├── top.hold_timing_rpt │ │ ├── top.power_rpt │ │ ├── top.qor_rpt │ │ ├── top.ref_rpt │ │ ├── top.setup_timing_rpt │ │ ├── top.timing_rpt │ │ └── top.violators_rpt │ └── script │ │ ├── Sdc.tcl │ │ └── SynFlow.tcl ├── ucli.key ├── verdiLog │ ├── .62667gift-virtual-machine.conf │ ├── .diagnose.oneSearch │ ├── ToNetlist.log │ ├── compiler.log │ ├── exe.log │ ├── novas.log │ ├── novas.rc │ ├── novas_autosave.ses │ ├── novas_autosave.ses.config │ ├── novas_autosave.ses.png │ ├── novas_autosave.ses.wave.0 │ ├── novas_ones_gift-virtual-machine_62667.log.result │ ├── turbo.log │ ├── verdi.cmd │ ├── verdi.cmd.bak │ └── verdi_perf_err.log └── work │ ├── DECODE16_5.mr │ ├── ONEHOTDEC.mr │ ├── SUM16.mr │ ├── TOP.mr │ ├── alib-52 │ └── ss_1v62_125c.db.alib │ ├── command.log │ ├── decode16_5-verilog.pvl │ ├── decode16_5-verilog.syn │ ├── default.svf │ ├── filenames.log │ ├── filenames_62881_D20221206.log │ ├── onehotdec-verilog.pvl │ ├── onehotdec-verilog.syn │ ├── sum16-verilog.pvl │ ├── sum16-verilog.syn │ ├── top-verilog.pvl │ └── top-verilog.syn └── report ├── adv_2_5_137.md ├── adv_2_5_137.pdf └── pic ├── div.png ├── sort.png └── timer.png /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/README.md -------------------------------------------------------------------------------- /homework/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/README.md -------------------------------------------------------------------------------- /homework/ch1-2/pic/STA.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch1-2/pic/STA.png -------------------------------------------------------------------------------- /homework/ch1-2/pic/inv.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch1-2/pic/inv.png -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/Makefile -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/log/report.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/build/log/report.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/build/log/run.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/build/simtop -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | 4 -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/Makefile.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/Makefile.hsopt -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/_235431_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_235431_archive_1.so -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/filelist -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/filelist.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/filelist.hsopt -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/hsim/hsim.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/hsim/hsim.sdb -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/objs/amcQw_d.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/objs/amcQw_d.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmapats_mop.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmapats_mop.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar_llvm_0_0.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar_llvm_0_0.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar_llvm_0_1.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar_llvm_0_1.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/novas.conf -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/novas.rc -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/novas_dump.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/sim/filelist_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/sim/filelist_sim.f -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/sim/tb_BinToBCD.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/sim/tb_BinToBCD.v -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/src/BinToBCD_m1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/src/BinToBCD_m1.v -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/src/BinToBCD_m2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/src/BinToBCD_m2.v -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/src/top.v -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/filelist_syn.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/filelist_syn.f -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/log/top_syn.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/log/top_syn.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/mapped/top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/mapped/top.sdc -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/mapped/top.sdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/mapped/top.sdf -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/novas.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/verdiLog/novas.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/turbo.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/verdiLog/turbo.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/verdi.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/verdiLog/verdi.cmd -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/BINTOBCD_M1.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/BINTOBCD_M1.mr -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/BINTOBCD_M2.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/BINTOBCD_M2.mr -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/command.log -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/default.svf -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/top-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/top-verilog.pvl -------------------------------------------------------------------------------- /homework/ch3/BinToBCD/work/top-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/BinToBCD/work/top-verilog.syn -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/Makefile -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/build/log/run.log -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/build/simtop -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | v -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/_213184_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_213184_archive_1.so -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/archive.0/_213184_archive_1.a.info: -------------------------------------------------------------------------------- 1 | jdPWL_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/filelist -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/novas.conf -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/novas.rc -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/novas_dump.log -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/sim/tb_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/sim/tb_top.v -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/src/top.v -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/syn/report/check_design.rpt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/work/command.log -------------------------------------------------------------------------------- /homework/ch3/SeqDetector/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/SeqDetector/work/default.svf -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/Makefile -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/build/simtop -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/_287142_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_287142_archive_1.so -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/filelist -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/novas.conf -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/novas.rc -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/novas_dump.log -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/src/top.v -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/syn/report/check_design.rpt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch3/VectorDetector/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/VectorDetector/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch3/report/pic/BinToBcd1_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/BinToBcd1_1.png -------------------------------------------------------------------------------- /homework/ch3/report/pic/BinToBcd1_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/BinToBcd1_2.png -------------------------------------------------------------------------------- /homework/ch3/report/pic/BinToBcd2_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/BinToBcd2_1.png -------------------------------------------------------------------------------- /homework/ch3/report/pic/SeqDector.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/SeqDector.png -------------------------------------------------------------------------------- /homework/ch3/report/pic/VectorDector1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/VectorDector1.png -------------------------------------------------------------------------------- /homework/ch3/report/pic/VectorDector2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch3/report/pic/VectorDector2.png -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/build/log/run.log -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/build/simtop -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | g -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/_219975_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_219975_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/_221173_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_221173_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/_222276_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_222276_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/archive.2/_222276_archive_1.a.info: -------------------------------------------------------------------------------- 1 | aNPza_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/filelist -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/novas.conf -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/novas_dump.log -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/src/barrel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/src/barrel.v -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/src/top.v -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/syn/report/check_design.rpt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/work/BARREL.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/work/BARREL.mr -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/work/command.log -------------------------------------------------------------------------------- /homework/ch4-5/BarrelReg/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/BarrelReg/work/default.svf -------------------------------------------------------------------------------- /homework/ch4-5/CLA/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/log/report.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/build/log/report.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/build/log/run.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/build/simtop -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | c`@ -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/Makefile.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/Makefile.hsopt -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_207355_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_207355_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_208787_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_208787_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_209946_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_209946_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_211014_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_211014_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_212094_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_212094_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_213330_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_213330_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_214443_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_214443_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_prev_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_prev_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_prev_cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/_prev_cginfo.json -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_vcs_pli_stub_.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/_vcs_pli_stub_.c -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/_vcs_pli_stub_.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/_vcs_pli_stub_.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/archive.6/_214443_archive_1.a.info: -------------------------------------------------------------------------------- 1 | aNPza_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/cgproc.214443.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/cgproc.214443.json -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/filelist -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/filelist.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/filelist.hsopt -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/hsim/hsim.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/hsim/hsim.sdb -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/objs/amcQw_d.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/objs/amcQw_d.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/pre.cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/pre.cgincr.sdb -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmapats_mop.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmapats_mop.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar_llvm_0_0.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar_llvm_0_0.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar_llvm_0_1.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar_llvm_0_1.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch4-5/CLA/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/novas.conf -------------------------------------------------------------------------------- /homework/ch4-5/CLA/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/CLA/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/novas_dump.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/sim/filelist_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/sim/filelist_sim.f -------------------------------------------------------------------------------- /homework/ch4-5/CLA/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch4-5/CLA/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch4-5/CLA/sim/tb_cla.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/sim/tb_cla.v -------------------------------------------------------------------------------- /homework/ch4-5/CLA/src/cla.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/src/cla.v -------------------------------------------------------------------------------- /homework/ch4-5/CLA/src/sum.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/src/sum.v -------------------------------------------------------------------------------- /homework/ch4-5/CLA/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/src/top.v -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/filelist_syn.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/filelist_syn.f -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/log/top_syn.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/log/top_syn.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/mapped/top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/mapped/top.sdc -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/mapped/top.sdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/mapped/top.sdf -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/report/top.area_rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/report/top.area_rpt -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/report/top.qor_rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/report/top.qor_rpt -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/report/top.ref_rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/report/top.ref_rpt -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/syn/script/SynFlow.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/syn/script/SynFlow.tcl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/compiler.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/compiler.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/da_debug.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/da_debug.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/novas.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/novas.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/turbo.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/turbo.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/verdi.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/verdi.cmd -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/verdi.cmd.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/verdiLog/verdi.cmd.bak -------------------------------------------------------------------------------- /homework/ch4-5/CLA/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/ADDER.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/ADDER.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/ADDER_CLA4.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/ADDER_CLA4.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/CLA.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/CLA.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/CLA16.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/CLA16.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/SUM.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/SUM.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/adder-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/adder-verilog.pvl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/adder-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/adder-verilog.syn -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/cla-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/cla-verilog.pvl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/cla-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/cla-verilog.syn -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/cla16-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/cla16-verilog.pvl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/cla16-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/cla16-verilog.syn -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/command.log -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/default.svf -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/sum-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/sum-verilog.pvl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/sum-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/sum-verilog.syn -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/top-verilog.pvl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/top-verilog.pvl -------------------------------------------------------------------------------- /homework/ch4-5/CLA/work/top-verilog.syn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/CLA/work/top-verilog.syn -------------------------------------------------------------------------------- /homework/ch4-5/Mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/Mul/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/boothenc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/boothenc.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/csa.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/csa.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/fulladder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/fulladder.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/genimm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/genimm.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/rca.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/rca.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/src/top.v -------------------------------------------------------------------------------- /homework/ch4-5/Mul/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch4-5/Mul/syn/script/SynFlow.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/Mul/syn/script/SynFlow.tcl -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/build/log/run.log -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/build/simtop -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | n -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_225732_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_225732_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_226850_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_226850_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_227866_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_227866_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_228709_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_228709_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_229701_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_229701_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_230680_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_230680_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_231549_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_231549_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_232512_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_232512_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_233342_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_233342_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_234397_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_234397_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_235390_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_235390_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_236395_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_236395_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_237455_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_237455_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_238645_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_238645_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_239617_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_239617_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_240899_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_240899_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_241888_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_241888_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_242882_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_242882_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_243856_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_243856_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_244842_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_244842_archive_1.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/archive.19/_244842_archive_1.a.info: -------------------------------------------------------------------------------- 1 | aNPza_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/filelist -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/novas.conf -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/novas_dump.log -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/src/clk_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/src/clk_gen.v -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/src/stopwatch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/src/stopwatch.v -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/src/watch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/src/watch.v -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/work/CLK_GEN.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/work/CLK_GEN.mr -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/work/WATCH.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/work/WATCH.mr -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/work/command.log -------------------------------------------------------------------------------- /homework/ch4-5/StopWatch/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/StopWatch/work/default.svf -------------------------------------------------------------------------------- /homework/ch4-5/report/adv_2_4_137.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/adv_2_4_137.md -------------------------------------------------------------------------------- /homework/ch4-5/report/adv_2_4_137.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/adv_2_4_137.pdf -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/barrel.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/barrel.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/cla.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/cla.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/watch1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/watch1.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/watch2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/watch2.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/watch3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/watch3.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/watchclear.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/watchclear.png -------------------------------------------------------------------------------- /homework/ch4-5/report/pic/watchstart.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch4-5/report/pic/watchstart.png -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/build/log/run.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/build/simtop -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | y -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/Makefile.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/Makefile.hsopt -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/_355988_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_355988_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/_356889_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_356889_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/archive.1/_356889_archive_1.a.info: -------------------------------------------------------------------------------- 1 | pzTEB_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/filelist -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/filelist.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/filelist.hsopt -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/hsim/hsim.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/hsim/hsim.sdb -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/objs/amcQw_d.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/objs/amcQw_d.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/pre.cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/pre.cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmapats_mop.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmapats_mop.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/novas.conf -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/novas_dump.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/sim/filelist_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/sim/filelist_sim.f -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/sim/tb_ahbsram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/sim/tb_ahbsram.v -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/src/sram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/src/sram.v -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/src/top.v -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/filelist_syn.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/filelist_syn.f -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/log/top_syn.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/log/top_syn.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/mapped/top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/mapped/top.sdc -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/mapped/top.sdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/mapped/top.sdf -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/ucli.key: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/novas.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/verdiLog/novas.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/turbo.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/verdiLog/turbo.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/verdi.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/verdiLog/verdi.cmd -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/work/SRAM.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/work/SRAM.mr -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/work/command.log -------------------------------------------------------------------------------- /homework/ch6-7/AHBSram/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/AHBSram/work/default.svf -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/build/log/run.log -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/build/simtop -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/_349746_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_349746_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/_350487_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_350487_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/_351406_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_351406_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/_352288_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_352288_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/archive.3/_352288_archive_1.a.info: -------------------------------------------------------------------------------- 1 | D2ZcA_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/filelist -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/hsim/hsim.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/hsim/hsim.sdb -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmapats_mop.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmapats_mop.o -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/novas.conf -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/novas_dump.log -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/sim/filelist_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/sim/filelist_sim.f -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/sim/tb_datasort.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/sim/tb_datasort.v -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/src/top.v -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/filelist_syn.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/syn/filelist_syn.f -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/mapped/top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/syn/mapped/top.sdc -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/mapped/top.sdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/syn/mapped/top.sdf -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/report/check_design.rpt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/novas.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/verdiLog/novas.log -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/turbo.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/verdiLog/turbo.log -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/verdi.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/verdiLog/verdi.cmd -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/work/command.log -------------------------------------------------------------------------------- /homework/ch6-7/DataSort/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/DataSort/work/default.svf -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/build/simtop -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/_353982_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_353982_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/archive.0/_353982_archive_1.a.info: -------------------------------------------------------------------------------- 1 | J9fpd_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/filelist -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/novas.conf -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/novas_dump.log -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/src/sram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/src/sram.v -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/src/top.v -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/syn/report/check_design.rpt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/ucli.key: -------------------------------------------------------------------------------- 1 | quit 2 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/work/SRAM.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/work/SRAM.mr -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/work/command.log -------------------------------------------------------------------------------- /homework/ch6-7/MatrixScan/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/MatrixScan/work/default.svf -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/build/log/run.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/build/simtop -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/Makefile.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/Makefile.hsopt -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/_345713_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_345713_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/_346522_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_346522_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/_347527_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_347527_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/_348427_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_348427_archive_1.so -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/archive.3/_348427_archive_1.a.info: -------------------------------------------------------------------------------- 1 | Baip0_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/filelist -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/filelist.hsopt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/filelist.hsopt -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/hsim/hsim.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/hsim/hsim.sdb -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/objs/amcQw_d.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/objs/amcQw_d.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/pre.cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/pre.cgincr.sdb -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmapats_mop.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmapats_mop.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/novas.conf -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/novas_dump.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/sim/filelist_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/sim/filelist_sim.f -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/sim/tb_sqrt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/sim/tb_sqrt.v -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/src/top.v -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/filelist_syn.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/filelist_syn.f -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/log/top_syn.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/log/top_syn.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/mapped/top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/mapped/top.sdc -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/mapped/top.sdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/mapped/top.sdf -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/syn/script/Sdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/syn/script/Sdc.tcl -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/ucli.key: -------------------------------------------------------------------------------- 1 | quit' 2 | quit 3 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/novas.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/verdiLog/novas.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/turbo.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/verdiLog/turbo.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/verdi.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/verdiLog/verdi.cmd -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/work/command.log -------------------------------------------------------------------------------- /homework/ch6-7/Sqrt/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/Sqrt/work/default.svf -------------------------------------------------------------------------------- /homework/ch6-7/report/adv_2_4_137.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/adv_2_4_137.md -------------------------------------------------------------------------------- /homework/ch6-7/report/adv_2_4_137.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/adv_2_4_137.pdf -------------------------------------------------------------------------------- /homework/ch6-7/report/pic/ahbsram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/pic/ahbsram.png -------------------------------------------------------------------------------- /homework/ch6-7/report/pic/datasort.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/pic/datasort.png -------------------------------------------------------------------------------- /homework/ch6-7/report/pic/matrix.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/pic/matrix.png -------------------------------------------------------------------------------- /homework/ch6-7/report/pic/sqrt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch6-7/report/pic/sqrt.png -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/Makefile -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/build/simtop -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/debug_dump/topmodules: -------------------------------------------------------------------------------- 1 | w -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_10708_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_10708_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_12390_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_12390_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_13263_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_13263_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_14398_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_14398_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_15261_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_15261_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_16223_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_16223_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_17085_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_17085_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_18066_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_18066_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_18928_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_18928_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_19719_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_19719_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_19900_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_19900_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_20454_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_20454_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_20811_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_20811_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_21519_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_21519_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_21523_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_21523_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_22240_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_22240_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_22490_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_22490_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_23127_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_23127_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_23380_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_23380_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_24085_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_24085_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_24277_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_24277_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_24965_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_24965_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_25234_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_25234_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_25846_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_25846_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_26284_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_26284_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_26735_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_26735_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_27613_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_27613_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_28516_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_28516_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_28574_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_28574_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_29583_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_29583_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_30454_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_30454_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_32804_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_32804_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_8843_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_8843_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_9756_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_9756_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/archive.33/_32804_archive_1.a.info: -------------------------------------------------------------------------------- 1 | bhAeb_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/filelist -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/novas.conf -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/novas.rc -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/ApbSlave/src/top.v -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/ucli.key: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/ApbSlave/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/Makefile -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/build/simtop -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/vcselab_misc_hsdef.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/_43440_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_43440_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/_44195_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_44195_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/_45015_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_45015_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/archive.2/_45015_archive_1.a.info: -------------------------------------------------------------------------------- 1 | gRcNz_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/filelist -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch71617/Divder/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch71617/Divder/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/novas.conf -------------------------------------------------------------------------------- /homework/ch71617/Divder/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/novas.rc -------------------------------------------------------------------------------- /homework/ch71617/Divder/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/novas_dump.log -------------------------------------------------------------------------------- /homework/ch71617/Divder/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch71617/Divder/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch71617/Divder/sim/tb_div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/sim/tb_div.v -------------------------------------------------------------------------------- /homework/ch71617/Divder/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/src/top.v -------------------------------------------------------------------------------- /homework/ch71617/Divder/ucli.key: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/verdiLog/novas_ones_gift-virtual-machine_47448.log.result: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Divder/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Divder/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch71617/Sort/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/Makefile -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/log/run.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/build/log/run.log -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/build/simtop -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/.daidir_complete: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/.normal_done: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/cc/cc_dummy_file: -------------------------------------------------------------------------------- 1 | Dummy_file 2 | Missing line/file info 3 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/covg_defs: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/debug_dump/dumpcheck.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/debug_dump/fsearch/fsearch.stat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/hsscan_cfg.dat: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/saifNetInfo.db: -------------------------------------------------------------------------------- 1 | 0 2 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/stitch_nsparam.dat: -------------------------------------------------------------------------------- 1 |  -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.daidir/vcselab_misc_vcselabref.db: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/build/simtop.fsdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/build/simtop.fsdb -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/Makefile -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/SIM_l.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/SIM_l.o -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_53915_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_53915_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_55128_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_55128_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_56164_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_56164_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_57302_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_57302_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_58305_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_58305_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_59323_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_59323_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_60401_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_60401_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_61405_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_61405_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_62430_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_62430_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_csrc0.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_csrc0.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/_prev_archive_1.so: -------------------------------------------------------------------------------- 1 | .//../build/simtop.daidir//_prev_archive_1.so -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/archive.8/_62430_archive_1.a.info: -------------------------------------------------------------------------------- 1 | eLTqV_d.o 2 | amcQwB.o 3 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/archive.8/_prev_archive_1.a.info: -------------------------------------------------------------------------------- 1 | q8WEx_d.o 2 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/cgincr.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/cgincr.sdb -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/cginfo.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/cginfo.json -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/filelist -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/filelist.cu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/filelist.cu -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/filelist.dpi: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/filelist.pli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/filelist.pli -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/import_dpic.h: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/product_timestamp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmapats.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmapats.c -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmapats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmapats.h -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmapats.m: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmapats.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmapats.o -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmar.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmar.c -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmar.h -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmar.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmar.o -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmar0.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmar0.h -------------------------------------------------------------------------------- /homework/ch71617/Sort/csrc/rmar_nd.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/csrc/rmar_nd.o -------------------------------------------------------------------------------- /homework/ch71617/Sort/novas.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/novas.conf -------------------------------------------------------------------------------- /homework/ch71617/Sort/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/novas.rc -------------------------------------------------------------------------------- /homework/ch71617/Sort/novas_dump.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/novas_dump.log -------------------------------------------------------------------------------- /homework/ch71617/Sort/sim/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/sim/main.cpp -------------------------------------------------------------------------------- /homework/ch71617/Sort/sim/signal.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/sim/signal.rc -------------------------------------------------------------------------------- /homework/ch71617/Sort/sim/tb_sort.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/sim/tb_sort.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/src/decode16_5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/src/decode16_5.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/src/onehotdec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/src/onehotdec.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/src/sum16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/src/sum16.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/src/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/src/top.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/syn/mapped/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/syn/mapped/top.v -------------------------------------------------------------------------------- /homework/ch71617/Sort/ucli.key: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/.diagnose.oneSearch: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/ToNetlist.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/exe.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/novas.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/verdiLog/novas.rc -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/novas_ones_gift-virtual-machine_62667.log.result: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/verdiLog/verdi_perf_err.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /homework/ch71617/Sort/work/ONEHOTDEC.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/work/ONEHOTDEC.mr -------------------------------------------------------------------------------- /homework/ch71617/Sort/work/SUM16.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/work/SUM16.mr -------------------------------------------------------------------------------- /homework/ch71617/Sort/work/TOP.mr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/work/TOP.mr -------------------------------------------------------------------------------- /homework/ch71617/Sort/work/command.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/work/command.log -------------------------------------------------------------------------------- /homework/ch71617/Sort/work/default.svf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/Sort/work/default.svf -------------------------------------------------------------------------------- /homework/ch71617/report/adv_2_5_137.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/report/adv_2_5_137.md -------------------------------------------------------------------------------- /homework/ch71617/report/adv_2_5_137.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/report/adv_2_5_137.pdf -------------------------------------------------------------------------------- /homework/ch71617/report/pic/div.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/report/pic/div.png -------------------------------------------------------------------------------- /homework/ch71617/report/pic/sort.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/report/pic/sort.png -------------------------------------------------------------------------------- /homework/ch71617/report/pic/timer.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Giftwen/CourseDigitalIC/HEAD/homework/ch71617/report/pic/timer.png --------------------------------------------------------------------------------