├── .gitattributes ├── README.md ├── analysis ├── LPF.fda ├── LPF.m ├── ReadFPGAdata.m ├── TwoComplement.m ├── coef.mat ├── databin.mem ├── databin.txt ├── datain.txt ├── main.m └── point2bin.m └── project ├── FirDesign.gise ├── FirDesign.xise ├── _xmsgs ├── pn_parser.xmsgs └── xst.xmsgs ├── dataout.txt ├── fir.cmd_log ├── fir.lso ├── fir.ngc ├── fir.ngr ├── fir.prj ├── fir.stx ├── fir.syr ├── fir.v ├── fir.xst ├── fir_envsettings.html ├── fir_isim_beh.exe ├── fir_summary.html ├── fir_tb.v ├── fir_tb_beh.prj ├── fir_tb_isim_beh.exe ├── fir_tb_isim_beh.wdb ├── fir_tb_isim_beh1.wdb ├── fir_tb_stx_beh.prj ├── fir_xst.xrpt ├── fuse.log ├── fuse.xmsgs ├── fuseRelaunch.cmd ├── iseconfig ├── FirDesign.projectmgr └── fir.xreport ├── isim.cmd ├── isim.log ├── isim ├── fir_tb_isim_beh.exe.sim │ ├── ISimEngine-DesignHierarchy.dbg │ ├── fir_tb_isim_beh.exe │ ├── isimcrash.log │ ├── isimkernel.log │ ├── libPortability.dll │ ├── netId.dat │ ├── tmp_save │ │ └── _1 │ └── work │ │ ├── fir_tb_isim_beh.exe_main.c │ │ ├── fir_tb_isim_beh.exe_main.nt64.obj │ │ ├── m_00000000000044543037_3538921338.c │ │ ├── m_00000000000044543037_3538921338.didat │ │ ├── m_00000000000044543037_3538921338.nt64.obj │ │ ├── m_00000000000407611705_1143523637.c │ │ ├── m_00000000000407611705_1143523637.didat │ │ ├── m_00000000000407611705_1143523637.nt64.obj │ │ ├── m_00000000004134447467_2073120511.c │ │ ├── m_00000000004134447467_2073120511.didat │ │ └── m_00000000004134447467_2073120511.nt64.obj ├── isim_usage_statistics.html ├── pn_info ├── temp │ ├── fir.sdb │ ├── fir_tb.sdb │ └── glbl.sdb └── work │ ├── fir.sdb │ ├── fir_tb.sdb │ └── glbl.sdb ├── result.wcfg ├── webtalk_pn.xml ├── xilinxsim.ini └── xst └── work ├── hdllib.ref └── vlg75 └── fir.bin /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/.gitattributes -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/README.md -------------------------------------------------------------------------------- /analysis/LPF.fda: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/LPF.fda -------------------------------------------------------------------------------- /analysis/LPF.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/LPF.m -------------------------------------------------------------------------------- /analysis/ReadFPGAdata.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/ReadFPGAdata.m -------------------------------------------------------------------------------- /analysis/TwoComplement.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/TwoComplement.m -------------------------------------------------------------------------------- /analysis/coef.mat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/coef.mat -------------------------------------------------------------------------------- /analysis/databin.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/databin.mem -------------------------------------------------------------------------------- /analysis/databin.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/databin.txt -------------------------------------------------------------------------------- /analysis/datain.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/datain.txt -------------------------------------------------------------------------------- /analysis/main.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/main.m -------------------------------------------------------------------------------- /analysis/point2bin.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/analysis/point2bin.m -------------------------------------------------------------------------------- /project/FirDesign.gise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/FirDesign.gise -------------------------------------------------------------------------------- /project/FirDesign.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/FirDesign.xise -------------------------------------------------------------------------------- /project/_xmsgs/pn_parser.xmsgs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/_xmsgs/pn_parser.xmsgs -------------------------------------------------------------------------------- /project/_xmsgs/xst.xmsgs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/_xmsgs/xst.xmsgs -------------------------------------------------------------------------------- /project/dataout.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/dataout.txt -------------------------------------------------------------------------------- /project/fir.cmd_log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.cmd_log -------------------------------------------------------------------------------- /project/fir.lso: -------------------------------------------------------------------------------- 1 | work 2 | -------------------------------------------------------------------------------- /project/fir.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.ngc -------------------------------------------------------------------------------- /project/fir.ngr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.ngr -------------------------------------------------------------------------------- /project/fir.prj: -------------------------------------------------------------------------------- 1 | verilog work "fir.v" 2 | -------------------------------------------------------------------------------- /project/fir.stx: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/fir.syr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.syr -------------------------------------------------------------------------------- /project/fir.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.v -------------------------------------------------------------------------------- /project/fir.xst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir.xst -------------------------------------------------------------------------------- /project/fir_envsettings.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_envsettings.html -------------------------------------------------------------------------------- /project/fir_isim_beh.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_isim_beh.exe -------------------------------------------------------------------------------- /project/fir_summary.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_summary.html -------------------------------------------------------------------------------- /project/fir_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb.v -------------------------------------------------------------------------------- /project/fir_tb_beh.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb_beh.prj -------------------------------------------------------------------------------- /project/fir_tb_isim_beh.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb_isim_beh.exe -------------------------------------------------------------------------------- /project/fir_tb_isim_beh.wdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb_isim_beh.wdb -------------------------------------------------------------------------------- /project/fir_tb_isim_beh1.wdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb_isim_beh1.wdb -------------------------------------------------------------------------------- /project/fir_tb_stx_beh.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_tb_stx_beh.prj -------------------------------------------------------------------------------- /project/fir_xst.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fir_xst.xrpt -------------------------------------------------------------------------------- /project/fuse.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fuse.log -------------------------------------------------------------------------------- /project/fuse.xmsgs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fuse.xmsgs -------------------------------------------------------------------------------- /project/fuseRelaunch.cmd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/fuseRelaunch.cmd -------------------------------------------------------------------------------- /project/iseconfig/FirDesign.projectmgr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/iseconfig/FirDesign.projectmgr -------------------------------------------------------------------------------- /project/iseconfig/fir.xreport: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/iseconfig/fir.xreport -------------------------------------------------------------------------------- /project/isim.cmd: -------------------------------------------------------------------------------- 1 | onerror {resume} 2 | wave add / 3 | run 5000 ns; 4 | -------------------------------------------------------------------------------- /project/isim.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim.log -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/fir_tb_isim_beh.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/fir_tb_isim_beh.exe -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/isimcrash.log: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/isimkernel.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/isimkernel.log -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/libPortability.dll: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/libPortability.dll -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/netId.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/netId.dat -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/tmp_save/_1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/tmp_save/_1 -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/fir_tb_isim_beh.exe_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/fir_tb_isim_beh.exe_main.c -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/fir_tb_isim_beh.exe_main.nt64.obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/fir_tb_isim_beh.exe_main.nt64.obj -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.c -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.didat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.didat -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.nt64.obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000044543037_3538921338.nt64.obj -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.c -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.didat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.didat -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.nt64.obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000000407611705_1143523637.nt64.obj -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.c -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.didat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.didat -------------------------------------------------------------------------------- /project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.nt64.obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/fir_tb_isim_beh.exe.sim/work/m_00000000004134447467_2073120511.nt64.obj -------------------------------------------------------------------------------- /project/isim/isim_usage_statistics.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/isim_usage_statistics.html -------------------------------------------------------------------------------- /project/isim/pn_info: -------------------------------------------------------------------------------- 1 | 14.7 2 | -------------------------------------------------------------------------------- /project/isim/temp/fir.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/temp/fir.sdb -------------------------------------------------------------------------------- /project/isim/temp/fir_tb.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/temp/fir_tb.sdb -------------------------------------------------------------------------------- /project/isim/temp/glbl.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/temp/glbl.sdb -------------------------------------------------------------------------------- /project/isim/work/fir.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/work/fir.sdb -------------------------------------------------------------------------------- /project/isim/work/fir_tb.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/work/fir_tb.sdb -------------------------------------------------------------------------------- /project/isim/work/glbl.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/isim/work/glbl.sdb -------------------------------------------------------------------------------- /project/result.wcfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/result.wcfg -------------------------------------------------------------------------------- /project/webtalk_pn.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/webtalk_pn.xml -------------------------------------------------------------------------------- /project/xilinxsim.ini: -------------------------------------------------------------------------------- 1 | work=isim/work 2 | -------------------------------------------------------------------------------- /project/xst/work/hdllib.ref: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/xst/work/hdllib.ref -------------------------------------------------------------------------------- /project/xst/work/vlg75/fir.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Grootzz/Verilog-FIR/HEAD/project/xst/work/vlg75/fir.bin --------------------------------------------------------------------------------