├── .devcontainer ├── Dockerfile.dev └── devcontainer.json ├── .github └── workflows │ └── cicd.yml ├── .gitignore ├── API ├── parse_sylvia_output.py ├── sylvia_api.py └── sylvia_tree.json ├── Dockerfile ├── README.md ├── control_flow.py ├── designs ├── HACK@DAC │ └── ips │ │ ├── apb │ │ ├── apb_bus_slave.v │ │ └── apb_node │ │ │ └── apb_node_wrap.v │ │ └── pulp_soc │ │ ├── boot_rom.v │ │ ├── l2_ram_multi_bank.v │ │ ├── lint_jtag_wrap.v │ │ ├── periph_bus_wrap.v │ │ ├── pulp_soc.v │ │ ├── soc_clk_rst_gen.v │ │ ├── soc_event_arbiter.v │ │ ├── soc_event_generator.v │ │ ├── soc_event_queue.v │ │ ├── soc_interconnect.v │ │ └── soc_interconnect_wrap.v ├── TrustHub │ ├── GTD022 │ │ ├── GSCLib_3.0.v │ │ ├── RSA_binary_netlist.v │ │ ├── RSA_binary_netlist_scan.v │ │ └── cds.lib │ ├── RHI011 │ │ ├── fifo4.v │ │ └── simple_spi.v │ ├── RTD021 │ │ ├── avalanche_entropy.v │ │ ├── chacha.v │ │ ├── chacha_core.v │ │ ├── chacha_qr.v │ │ ├── pseudo_entropy.v │ │ ├── rosc_entropy.v │ │ ├── sha512.v │ │ ├── sha512_core.v │ │ ├── sha512_h_constants.v │ │ ├── sha512_k_constants.v │ │ ├── sha512_w_mem.v │ │ ├── tb_trng.v │ │ ├── trng.v │ │ ├── trng_csprng.v │ │ ├── trng_csprng_fifo.v │ │ ├── trng_debug_ctrl.v │ │ └── trng_mixer.v │ └── RTG011 │ │ ├── jg_spv.tcl │ │ ├── jg_spv_21.tcl │ │ ├── read_me.docx │ │ ├── read_me.pdf │ │ └── src │ │ ├── avalanche_entropy.v │ │ ├── chacha.v │ │ ├── chacha_core.v │ │ ├── chacha_qr.v │ │ ├── pseudo_entropy.v │ │ ├── rosc_entropy.v │ │ ├── sha512.v │ │ ├── sha512_core.v │ │ ├── sha512_h_constants.v │ │ ├── sha512_k_constants.v │ │ ├── sha512_w_mem.v │ │ ├── trng.v │ │ ├── trng_csprng.v │ │ ├── trng_csprng_fifo.v │ │ ├── trng_debug_ctrl.v │ │ └── trng_mixer.v ├── aes │ ├── aes_256.v │ ├── round.v │ └── table.v ├── darkriscv │ ├── config.vh │ └── darkriscv.v ├── or1200 │ ├── .or1200_cpu.v.swp │ ├── or1200_cpu.v │ ├── or1200_dpram.v │ ├── or1200_dpram_256x32.v │ ├── or1200_dpram_32x32.v │ ├── or1200_fpu_addsub.v │ ├── or1200_gmultp2_32x32.v │ ├── or1200_spram.v │ ├── or1200_spram_1024x32.v │ ├── or1200_spram_1024x8.v │ ├── or1200_spram_128x32.v │ ├── or1200_spram_2048x32.v │ ├── or1200_spram_2048x8.v │ ├── or1200_spram_256x21.v │ ├── or1200_spram_32_bw.v │ ├── or1200_spram_32x24.v │ ├── or1200_spram_512x20.v │ ├── or1200_spram_64x14.v │ ├── or1200_spram_64x22.v │ ├── or1200_spram_64x24.v │ └── or1200_tpram_32x32.v ├── picorv │ └── picorv32.v └── test-designs │ ├── ACW.v │ ├── comb_loop.v │ ├── daio.v │ ├── demo2.v │ ├── mini_daio.v │ ├── non-pipelined-microprocessor.v │ ├── test.v │ ├── test_2.v │ ├── test_3.v │ ├── updowncounter.v │ └── xmas.v ├── engine ├── cfg.py ├── execution_engine.py ├── execution_manager.py └── symbolic_state.py ├── example.log ├── file.dot ├── helpers ├── rvalue_parser.py ├── rvalue_to_z3.py └── utils.py ├── main.py ├── out.png ├── parsetab.py ├── requirements.txt ├── run.sh ├── sanity_test_state.png ├── strategies ├── dfs.py └── template.py ├── sylviaInstall.sh └── testing └── test.txt /.devcontainer/Dockerfile.dev: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/.devcontainer/Dockerfile.dev -------------------------------------------------------------------------------- /.devcontainer/devcontainer.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/.devcontainer/devcontainer.json -------------------------------------------------------------------------------- /.github/workflows/cicd.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/.github/workflows/cicd.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/.gitignore -------------------------------------------------------------------------------- /API/parse_sylvia_output.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/API/parse_sylvia_output.py -------------------------------------------------------------------------------- /API/sylvia_api.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/API/sylvia_api.py -------------------------------------------------------------------------------- /API/sylvia_tree.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/API/sylvia_tree.json -------------------------------------------------------------------------------- /Dockerfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/Dockerfile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/README.md -------------------------------------------------------------------------------- /control_flow.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/control_flow.py -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/apb/apb_bus_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/apb/apb_bus_slave.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/apb/apb_node/apb_node_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/apb/apb_node/apb_node_wrap.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/boot_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/boot_rom.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/l2_ram_multi_bank.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/l2_ram_multi_bank.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/lint_jtag_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/lint_jtag_wrap.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/periph_bus_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/periph_bus_wrap.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/pulp_soc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/pulp_soc.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_clk_rst_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_clk_rst_gen.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_event_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_event_arbiter.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_event_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_event_generator.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_event_queue.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_event_queue.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_interconnect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_interconnect.v -------------------------------------------------------------------------------- /designs/HACK@DAC/ips/pulp_soc/soc_interconnect_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/HACK@DAC/ips/pulp_soc/soc_interconnect_wrap.v -------------------------------------------------------------------------------- /designs/TrustHub/GTD022/GSCLib_3.0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/GTD022/GSCLib_3.0.v -------------------------------------------------------------------------------- /designs/TrustHub/GTD022/RSA_binary_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/GTD022/RSA_binary_netlist.v -------------------------------------------------------------------------------- /designs/TrustHub/GTD022/RSA_binary_netlist_scan.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/GTD022/RSA_binary_netlist_scan.v -------------------------------------------------------------------------------- /designs/TrustHub/GTD022/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/GTD022/cds.lib -------------------------------------------------------------------------------- /designs/TrustHub/RHI011/fifo4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RHI011/fifo4.v -------------------------------------------------------------------------------- /designs/TrustHub/RHI011/simple_spi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RHI011/simple_spi.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/avalanche_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/avalanche_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/chacha.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/chacha.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/chacha_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/chacha_core.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/chacha_qr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/chacha_qr.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/pseudo_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/pseudo_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/rosc_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/rosc_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/sha512.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/sha512.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/sha512_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/sha512_core.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/sha512_h_constants.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/sha512_h_constants.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/sha512_k_constants.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/sha512_k_constants.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/sha512_w_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/sha512_w_mem.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/tb_trng.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/tb_trng.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/trng.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/trng.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/trng_csprng.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/trng_csprng.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/trng_csprng_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/trng_csprng_fifo.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/trng_debug_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/trng_debug_ctrl.v -------------------------------------------------------------------------------- /designs/TrustHub/RTD021/trng_mixer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTD021/trng_mixer.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/jg_spv.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/jg_spv.tcl -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/jg_spv_21.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/jg_spv_21.tcl -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/read_me.docx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/read_me.docx -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/read_me.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/read_me.pdf -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/avalanche_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/avalanche_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/chacha.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/chacha.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/chacha_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/chacha_core.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/chacha_qr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/chacha_qr.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/pseudo_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/pseudo_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/rosc_entropy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/rosc_entropy.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/sha512.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/sha512.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/sha512_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/sha512_core.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/sha512_h_constants.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/sha512_h_constants.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/sha512_k_constants.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/sha512_k_constants.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/sha512_w_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/sha512_w_mem.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/trng.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/trng.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/trng_csprng.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/trng_csprng.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/trng_csprng_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/trng_csprng_fifo.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/trng_debug_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/trng_debug_ctrl.v -------------------------------------------------------------------------------- /designs/TrustHub/RTG011/src/trng_mixer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/TrustHub/RTG011/src/trng_mixer.v -------------------------------------------------------------------------------- /designs/aes/aes_256.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/aes/aes_256.v -------------------------------------------------------------------------------- /designs/aes/round.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/aes/round.v -------------------------------------------------------------------------------- /designs/aes/table.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/aes/table.v -------------------------------------------------------------------------------- /designs/darkriscv/config.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/darkriscv/config.vh -------------------------------------------------------------------------------- /designs/darkriscv/darkriscv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/darkriscv/darkriscv.v -------------------------------------------------------------------------------- /designs/or1200/.or1200_cpu.v.swp: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /designs/or1200/or1200_cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_cpu.v -------------------------------------------------------------------------------- /designs/or1200/or1200_dpram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_dpram.v -------------------------------------------------------------------------------- /designs/or1200/or1200_dpram_256x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_dpram_256x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_dpram_32x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_dpram_32x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_fpu_addsub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_fpu_addsub.v -------------------------------------------------------------------------------- /designs/or1200/or1200_gmultp2_32x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_gmultp2_32x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_1024x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_1024x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_1024x8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_1024x8.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_128x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_128x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_2048x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_2048x32.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_2048x8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_2048x8.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_256x21.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_256x21.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_32_bw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_32_bw.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_32x24.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_32x24.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_512x20.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_512x20.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_64x14.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_64x14.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_64x22.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_64x22.v -------------------------------------------------------------------------------- /designs/or1200/or1200_spram_64x24.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_spram_64x24.v -------------------------------------------------------------------------------- /designs/or1200/or1200_tpram_32x32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/or1200/or1200_tpram_32x32.v -------------------------------------------------------------------------------- /designs/picorv/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/picorv/picorv32.v -------------------------------------------------------------------------------- /designs/test-designs/ACW.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/ACW.v -------------------------------------------------------------------------------- /designs/test-designs/comb_loop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/comb_loop.v -------------------------------------------------------------------------------- /designs/test-designs/daio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/daio.v -------------------------------------------------------------------------------- /designs/test-designs/demo2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/demo2.v -------------------------------------------------------------------------------- /designs/test-designs/mini_daio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/mini_daio.v -------------------------------------------------------------------------------- /designs/test-designs/non-pipelined-microprocessor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/non-pipelined-microprocessor.v -------------------------------------------------------------------------------- /designs/test-designs/test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/test.v -------------------------------------------------------------------------------- /designs/test-designs/test_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/test_2.v -------------------------------------------------------------------------------- /designs/test-designs/test_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/test_3.v -------------------------------------------------------------------------------- /designs/test-designs/updowncounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/updowncounter.v -------------------------------------------------------------------------------- /designs/test-designs/xmas.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/designs/test-designs/xmas.v -------------------------------------------------------------------------------- /engine/cfg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/engine/cfg.py -------------------------------------------------------------------------------- /engine/execution_engine.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/engine/execution_engine.py -------------------------------------------------------------------------------- /engine/execution_manager.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/engine/execution_manager.py -------------------------------------------------------------------------------- /engine/symbolic_state.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/engine/symbolic_state.py -------------------------------------------------------------------------------- /example.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/example.log -------------------------------------------------------------------------------- /file.dot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/file.dot -------------------------------------------------------------------------------- /helpers/rvalue_parser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/helpers/rvalue_parser.py -------------------------------------------------------------------------------- /helpers/rvalue_to_z3.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/helpers/rvalue_to_z3.py -------------------------------------------------------------------------------- /helpers/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/helpers/utils.py -------------------------------------------------------------------------------- /main.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/main.py -------------------------------------------------------------------------------- /out.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/out.png -------------------------------------------------------------------------------- /parsetab.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/parsetab.py -------------------------------------------------------------------------------- /requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/requirements.txt -------------------------------------------------------------------------------- /run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/run.sh -------------------------------------------------------------------------------- /sanity_test_state.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/sanity_test_state.png -------------------------------------------------------------------------------- /strategies/dfs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/strategies/dfs.py -------------------------------------------------------------------------------- /strategies/template.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/strategies/template.py -------------------------------------------------------------------------------- /sylviaInstall.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/sylviaInstall.sh -------------------------------------------------------------------------------- /testing/test.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HWSec-UNC/Sylvia/HEAD/testing/test.txt --------------------------------------------------------------------------------