├── .gitignore ├── LICENSE ├── README.md ├── cordic ├── .gitignore ├── Makefile ├── config.py ├── cordic.py ├── test.py └── test_translate │ ├── .gitignore │ └── Makefile ├── fir ├── .gitignore ├── filters.py ├── halfband_decim │ ├── Makefile │ ├── halfband_decim.v │ ├── test.py │ └── testbench │ │ ├── .gitignore │ │ └── Makefile └── mac_24x18.v ├── math ├── complex_mult.v ├── div_3e9.v ├── dual_mult_add.v ├── test_complex_mult │ ├── Makefile │ ├── test.py │ └── testbench │ │ ├── .gitignore │ │ └── Makefile └── test_div_3e9 │ ├── Makefile │ ├── test.py │ └── testbench │ ├── .gitignore │ └── Makefile ├── primitives ├── icape2.v ├── iddr_lvds.v ├── iddr_sync.v ├── iddr_wrap.v ├── obuf_lvds.v ├── oddr_lvds.v ├── oddr_wrap.v ├── sync.v ├── sync_oneshot.v └── sync_pulse.v ├── sincos ├── Makefile ├── cos_int.v ├── cosgen.v ├── cosrom_RAMB36E1.v ├── cosrom_generic.v ├── dual_cos.v ├── genroms.py ├── readme ├── sincos.v ├── test.py └── x_ramb36e1.py ├── swd_host ├── Makefile ├── README.md ├── swd_host.v └── test.py └── uart ├── Makefile ├── test.py ├── testbench ├── .gitignore └── Makefile └── uart.v /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/README.md -------------------------------------------------------------------------------- /cordic/.gitignore: -------------------------------------------------------------------------------- 1 | *.v 2 | *~ -------------------------------------------------------------------------------- /cordic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/cordic/Makefile -------------------------------------------------------------------------------- /cordic/config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/cordic/config.py -------------------------------------------------------------------------------- /cordic/cordic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/cordic/cordic.py -------------------------------------------------------------------------------- /cordic/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/cordic/test.py -------------------------------------------------------------------------------- /cordic/test_translate/.gitignore: -------------------------------------------------------------------------------- 1 | *.xml 2 | *~ 3 | *.vcd 4 | sim_build -------------------------------------------------------------------------------- /cordic/test_translate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/cordic/test_translate/Makefile -------------------------------------------------------------------------------- /fir/.gitignore: -------------------------------------------------------------------------------- 1 | *.pdf -------------------------------------------------------------------------------- /fir/filters.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/filters.py -------------------------------------------------------------------------------- /fir/halfband_decim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/halfband_decim/Makefile -------------------------------------------------------------------------------- /fir/halfband_decim/halfband_decim.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/halfband_decim/halfband_decim.v -------------------------------------------------------------------------------- /fir/halfband_decim/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/halfband_decim/test.py -------------------------------------------------------------------------------- /fir/halfband_decim/testbench/.gitignore: -------------------------------------------------------------------------------- 1 | *.xml 2 | *~ 3 | *.vcd 4 | sim_build -------------------------------------------------------------------------------- /fir/halfband_decim/testbench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/halfband_decim/testbench/Makefile -------------------------------------------------------------------------------- /fir/mac_24x18.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/fir/mac_24x18.v -------------------------------------------------------------------------------- /math/complex_mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/complex_mult.v -------------------------------------------------------------------------------- /math/div_3e9.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/div_3e9.v -------------------------------------------------------------------------------- /math/dual_mult_add.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/dual_mult_add.v -------------------------------------------------------------------------------- /math/test_complex_mult/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_complex_mult/Makefile -------------------------------------------------------------------------------- /math/test_complex_mult/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_complex_mult/test.py -------------------------------------------------------------------------------- /math/test_complex_mult/testbench/.gitignore: -------------------------------------------------------------------------------- 1 | *.xml 2 | *~ 3 | *.vcd 4 | sim_build -------------------------------------------------------------------------------- /math/test_complex_mult/testbench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_complex_mult/testbench/Makefile -------------------------------------------------------------------------------- /math/test_div_3e9/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_div_3e9/Makefile -------------------------------------------------------------------------------- /math/test_div_3e9/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_div_3e9/test.py -------------------------------------------------------------------------------- /math/test_div_3e9/testbench/.gitignore: -------------------------------------------------------------------------------- 1 | *.xml 2 | *~ 3 | *.vcd 4 | sim_build -------------------------------------------------------------------------------- /math/test_div_3e9/testbench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/math/test_div_3e9/testbench/Makefile -------------------------------------------------------------------------------- /primitives/icape2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/icape2.v -------------------------------------------------------------------------------- /primitives/iddr_lvds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/iddr_lvds.v -------------------------------------------------------------------------------- /primitives/iddr_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/iddr_sync.v -------------------------------------------------------------------------------- /primitives/iddr_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/iddr_wrap.v -------------------------------------------------------------------------------- /primitives/obuf_lvds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/obuf_lvds.v -------------------------------------------------------------------------------- /primitives/oddr_lvds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/oddr_lvds.v -------------------------------------------------------------------------------- /primitives/oddr_wrap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/oddr_wrap.v -------------------------------------------------------------------------------- /primitives/sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/sync.v -------------------------------------------------------------------------------- /primitives/sync_oneshot.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/sync_oneshot.v -------------------------------------------------------------------------------- /primitives/sync_pulse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/primitives/sync_pulse.v -------------------------------------------------------------------------------- /sincos/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/Makefile -------------------------------------------------------------------------------- /sincos/cos_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/cos_int.v -------------------------------------------------------------------------------- /sincos/cosgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/cosgen.v -------------------------------------------------------------------------------- /sincos/cosrom_RAMB36E1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/cosrom_RAMB36E1.v -------------------------------------------------------------------------------- /sincos/cosrom_generic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/cosrom_generic.v -------------------------------------------------------------------------------- /sincos/dual_cos.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/dual_cos.v -------------------------------------------------------------------------------- /sincos/genroms.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/genroms.py -------------------------------------------------------------------------------- /sincos/readme: -------------------------------------------------------------------------------- 1 | Docs at: 2 | http://harmoninstruments.com/cores/sincos.html -------------------------------------------------------------------------------- /sincos/sincos.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/sincos.v -------------------------------------------------------------------------------- /sincos/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/test.py -------------------------------------------------------------------------------- /sincos/x_ramb36e1.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/sincos/x_ramb36e1.py -------------------------------------------------------------------------------- /swd_host/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/swd_host/Makefile -------------------------------------------------------------------------------- /swd_host/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/swd_host/README.md -------------------------------------------------------------------------------- /swd_host/swd_host.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/swd_host/swd_host.v -------------------------------------------------------------------------------- /swd_host/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/swd_host/test.py -------------------------------------------------------------------------------- /uart/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/uart/Makefile -------------------------------------------------------------------------------- /uart/test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/uart/test.py -------------------------------------------------------------------------------- /uart/testbench/.gitignore: -------------------------------------------------------------------------------- 1 | *.xml 2 | *~ 3 | *.vcd 4 | sim_build -------------------------------------------------------------------------------- /uart/testbench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/uart/testbench/Makefile -------------------------------------------------------------------------------- /uart/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/HarmonInstruments/verilog/HEAD/uart/uart.v --------------------------------------------------------------------------------