├── .github ├── ISSUE_TEMPLATE │ └── BUG.md ├── ace.png ├── fsm.png ├── pull_request_template.md └── workflows │ ├── build.yml │ └── verify.yml ├── .gitignore ├── .gitmodules ├── .vscode └── settings.json ├── CONTRIBUTING.md ├── DCO1.1 ├── DEVELOPMENT.md ├── LICENSE ├── Makefile ├── README.md ├── confidential-vms ├── README.md └── linux_vm │ ├── Makefile │ ├── configurations │ ├── busybox.config │ ├── linux64-defconfig │ └── qemu_riscv64_virt_defconfig │ ├── hypervisor_rootfs │ ├── run_linux_vm_kvmtool.sh │ └── run_linux_vm_qemu.sh │ ├── overlay │ ├── root │ │ ├── ace_module │ │ │ ├── Makefile │ │ │ └── ace.c │ │ └── this_is_confidential_vm_filesystem │ └── this_is_confidential_vm_filesystem │ └── patches │ └── linux │ └── 6.3-rc4 │ ├── 0001-cove.patch │ └── 0002-ace.patch ├── hypervisor ├── Makefile ├── README.md ├── configurations │ ├── linux64-defconfig │ └── qemu_riscv64_virt_defconfig ├── patches │ ├── linux │ │ └── 6.3-rc4 │ │ │ ├── 0001-cove.patch │ │ │ ├── 0002-ace.patch │ │ │ └── README.md │ └── qemu │ │ └── 8.1.1 │ │ └── cove.patch └── rootfs │ ├── common.sh │ ├── selftest.sh │ ├── test_attestation.sh │ └── test_smp.sh ├── renovate.json ├── rust-toolchain.toml ├── security-monitor ├── .cargo │ └── audit.toml ├── .rustfmt.toml ├── Cargo.lock ├── Cargo.toml ├── Makefile ├── README.md ├── aaCargo.lock ├── platform │ ├── generic │ │ ├── Kconfig │ │ ├── configs │ │ │ └── defconfig │ │ ├── include │ │ │ └── platform_override.h │ │ ├── objects.mk │ │ ├── platform.c │ │ └── platform_override_modules.carray │ ├── opensbi_v1.4.patch │ └── p550 │ │ ├── README.md │ │ └── patches │ │ ├── meta-sifive │ │ └── ace.patch │ │ └── openembedded-core │ │ └── qemu_ace.patch ├── rust-crates │ ├── flattened_device_tree │ │ ├── Cargo.toml │ │ └── src │ │ │ ├── error.rs │ │ │ └── lib.rs │ ├── opensbi-sys │ │ ├── Cargo.toml │ │ ├── build.rs │ │ └── src │ │ │ ├── __bindings.rs │ │ │ ├── lib.rs │ │ │ └── wrapper.h │ ├── opensbi.sh │ ├── pointers_utility │ │ ├── Cargo.toml │ │ └── src │ │ │ ├── error.rs │ │ │ └── lib.rs │ └── riscv_cove_tap │ │ ├── Cargo.toml │ │ └── src │ │ ├── error.rs │ │ ├── lib.rs │ │ ├── parser.rs │ │ ├── serializer.rs │ │ └── spec.rs └── src │ ├── README.md │ ├── confidential_flow │ ├── apply_to_confidential_vm.rs │ ├── declassify_to_confidential_vm.rs │ ├── finite_state_machine.rs │ ├── handlers │ │ ├── attestation │ │ │ ├── mod.rs │ │ │ └── retrieve_secret.rs │ │ ├── interrupts │ │ │ ├── allow_external_interrupt.rs │ │ │ ├── expose_enabled_interrupts.rs │ │ │ ├── handle_interrupt.rs │ │ │ └── mod.rs │ │ ├── mmio │ │ │ ├── add_mmio_region.rs │ │ │ ├── mmio_access_fault.rs │ │ │ ├── mmio_load_pending.rs │ │ │ ├── mmio_load_request.rs │ │ │ ├── mmio_load_response.rs │ │ │ ├── mmio_store_pending.rs │ │ │ ├── mmio_store_request.rs │ │ │ ├── mmio_store_response.rs │ │ │ ├── mod.rs │ │ │ └── remove_mmio_region.rs │ │ ├── mod.rs │ │ ├── sbi │ │ │ ├── invalid_call.rs │ │ │ ├── mod.rs │ │ │ ├── request.rs │ │ │ └── response.rs │ │ ├── sbi_base_extension │ │ │ ├── extension_probe.rs │ │ │ ├── get_impl_id.rs │ │ │ ├── get_impl_version.rs │ │ │ ├── get_marchid.rs │ │ │ ├── get_mimpid.rs │ │ │ ├── get_mvendorid.rs │ │ │ ├── get_spec_version.rs │ │ │ └── mod.rs │ │ ├── shared_page │ │ │ ├── mod.rs │ │ │ ├── share_page_complete.rs │ │ │ ├── share_page_request.rs │ │ │ └── unshare_page_request.rs │ │ ├── shutdown │ │ │ ├── mod.rs │ │ │ ├── shutdown_confidential_hart.rs │ │ │ └── shutdown_vm.rs │ │ ├── symmetrical_multiprocessing │ │ │ ├── fence_i.rs │ │ │ ├── hart_resume.rs │ │ │ ├── hart_start.rs │ │ │ ├── hart_status.rs │ │ │ ├── hart_stop.rs │ │ │ ├── hart_suspend.rs │ │ │ ├── hfence_gvma_vmid.rs │ │ │ ├── ipi.rs │ │ │ ├── mod.rs │ │ │ ├── no_operation.rs │ │ │ ├── sfence_vma.rs │ │ │ └── sfence_vma_asid.rs │ │ └── virtual_instructions │ │ │ └── mod.rs │ ├── lightweight_context_switch │ │ ├── enter_from_confidential_hart.S │ │ ├── exit_to_confidential_hart.S │ │ └── mod.rs │ └── mod.rs │ ├── core │ ├── architecture │ │ ├── mod.rs │ │ └── riscv │ │ │ ├── control_status_registers.rs │ │ │ ├── extensions │ │ │ ├── compressed_instructions.rs │ │ │ ├── floating_point_unit.rs │ │ │ ├── mod.rs │ │ │ ├── supervisor_timer_extension.rs │ │ │ └── vector_unit.rs │ │ │ ├── fence.rs │ │ │ ├── general_purpose_registers.rs │ │ │ ├── hart_architectural_state.rs │ │ │ ├── hart_lifecycle_state.rs │ │ │ ├── iopmp │ │ │ └── mod.rs │ │ │ ├── mmu │ │ │ ├── hgatp.rs │ │ │ ├── mod.rs │ │ │ ├── page_size.rs │ │ │ ├── page_table.rs │ │ │ ├── page_table_entry.rs │ │ │ ├── page_table_level.rs │ │ │ ├── paging_system.rs │ │ │ ├── shared_page.rs │ │ │ └── specification.rs │ │ │ ├── mod.rs │ │ │ ├── pmp │ │ │ └── mod.rs │ │ │ ├── sbi │ │ │ ├── base_extension.rs │ │ │ ├── covg_extension.rs │ │ │ ├── covh_extension.rs │ │ │ ├── covi_extension.rs │ │ │ ├── hsm_extension.rs │ │ │ ├── ipi_extension.rs │ │ │ ├── mod.rs │ │ │ ├── nacl_extension.rs │ │ │ ├── rfence_extension.rs │ │ │ ├── spec.rs │ │ │ └── srst_extension.rs │ │ │ ├── specification.rs │ │ │ ├── tlb │ │ │ └── mod.rs │ │ │ └── trap_cause.rs │ ├── control_data │ │ ├── confidential_hart.rs │ │ ├── confidential_hart_remote_command.rs │ │ ├── confidential_vm.rs │ │ ├── confidential_vm_id.rs │ │ ├── confidential_vm_measurement.rs │ │ ├── confidential_vm_memory_layout.rs │ │ ├── confidential_vm_mmio_region.rs │ │ ├── hardware_hart.rs │ │ ├── hypervisor_hart.rs │ │ ├── mod.rs │ │ ├── resumable_operation.rs │ │ └── storage.rs │ ├── hardware_setup │ │ └── mod.rs │ ├── heap_allocator │ │ ├── allocator.rs │ │ └── mod.rs │ ├── initialization │ │ └── mod.rs │ ├── interrupt_controller │ │ └── mod.rs │ ├── memory_layout │ │ ├── confidential_memory_address.rs │ │ ├── confidential_vm_physical_address.rs │ │ ├── mod.rs │ │ └── non_confidential_memory_address.rs │ ├── memory_protector │ │ ├── confidential_vm_memory_protector.rs │ │ ├── hypervisor_memory_protector.rs │ │ └── mod.rs │ ├── mod.rs │ ├── page_allocator │ │ ├── allocator.rs │ │ ├── mod.rs │ │ └── page.rs │ ├── panic.rs │ └── time_controller │ │ └── mod.rs │ ├── debug.rs │ ├── error.rs │ ├── lib.rs │ └── non_confidential_flow │ ├── apply_to_hypervisor.rs │ ├── declassify_to_hypervisor.rs │ ├── finite_state_machine.rs │ ├── handlers │ ├── cove_host_extension │ │ ├── destroy_confidential_vm.rs │ │ ├── get_security_monitor_info.rs │ │ ├── mod.rs │ │ ├── promote_to_confidential_vm.rs │ │ └── run_confidential_hart.rs │ ├── mod.rs │ ├── nested_acceleration_extension │ │ ├── mod.rs │ │ ├── nacl_probe_feature.rs │ │ └── nacl_setup_shared_memory.rs │ └── supervisor_binary_interface │ │ ├── invalid_call.rs │ │ ├── mod.rs │ │ ├── probe_sbi_extension.rs │ │ └── response.rs │ ├── lightweight_context_switch │ ├── enter_from_hypervisor_or_vm.S │ ├── exit_to_hypervisor.S │ └── mod.rs │ └── mod.rs ├── tools ├── .gitkeep ├── ace ├── ace_connect.sh ├── ace_run_hypervisor.sh ├── ace_start.sh ├── ace_stop.sh ├── ace_test.sh ├── common.sh ├── cove_tap_tool │ ├── Cargo.lock │ ├── Cargo.toml │ ├── Makefile │ ├── README.md │ ├── rust-toolchain.toml │ └── src │ │ ├── attach.rs │ │ ├── error.rs │ │ ├── generate.rs │ │ ├── main.rs │ │ └── measure.rs └── objdump_baremetal.sh └── verification ├── .gitignore ├── Makefile ├── RefinedRust.toml ├── dune ├── dune-project ├── extra_specs.v ├── readme.md ├── rust_proofs ├── ace │ └── proofs │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_in_bytes.v │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_larger.v │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_largest.v │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_number_of_smaller_pages.v │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_smaller.v │ │ ├── proof_core_architecture_riscv_mmu_page_size_PageSize_smallest.v │ │ ├── proof_core_architecture_riscv_mmu_page_table_level_PageTableLevel_lower.v │ │ ├── proof_core_architecture_riscv_mmu_paging_system_PagingSystem_levels.v │ │ ├── proof_core_memory_layout_MemoryLayout_confidential_address_at_offset_bounded.v │ │ ├── proof_core_memory_layout_MemoryLayout_read.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_as_usize.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_into_mut_ptr.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_new.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_offset_from.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_read_volatile.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_to_ptr.v │ │ ├── proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_write_volatile.v │ │ ├── proof_core_memory_layout_non_confidential_memory_address_NonConfidentialMemoryAddress_as_ptr.v │ │ ├── proof_core_memory_protector_mmu_page_size_PageSize_all_from_largest_to_smallest.v │ │ ├── proof_core_memory_protector_mmu_page_size_PageSize_smallest.v │ │ ├── proof_core_page_allocator_page_Page_T_address.v │ │ ├── proof_core_page_allocator_page_Page_T_end_address.v │ │ ├── proof_core_page_allocator_page_Page_T_end_address_ptr.v │ │ ├── proof_core_page_allocator_page_Page_T_size.v │ │ ├── proof_core_page_allocator_page_Page_T_start_address.v │ │ ├── proof_core_page_allocator_page_Page_T_write.v │ │ ├── proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_deallocate.v │ │ ├── proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_read.v │ │ ├── proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide.v │ │ ├── proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide_closure0.v │ │ └── proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_init.v └── pointers_utility │ └── proofs │ └── proof_ptr_byte_add_mut.v ├── setup.md └── theories ├── base ├── base.v └── dune ├── memory_layout ├── dune └── memory_layout.v ├── page_allocator ├── dune ├── page.v └── page_allocator.v └── page_table ├── dune └── page_table.v /.github/ISSUE_TEMPLATE/BUG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/ISSUE_TEMPLATE/BUG.md -------------------------------------------------------------------------------- /.github/ace.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/ace.png -------------------------------------------------------------------------------- /.github/fsm.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/fsm.png -------------------------------------------------------------------------------- /.github/pull_request_template.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/pull_request_template.md -------------------------------------------------------------------------------- /.github/workflows/build.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/workflows/build.yml -------------------------------------------------------------------------------- /.github/workflows/verify.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.github/workflows/verify.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.gitmodules -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /DCO1.1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/DCO1.1 -------------------------------------------------------------------------------- /DEVELOPMENT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/DEVELOPMENT.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/README.md -------------------------------------------------------------------------------- /confidential-vms/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/README.md -------------------------------------------------------------------------------- /confidential-vms/linux_vm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/Makefile -------------------------------------------------------------------------------- /confidential-vms/linux_vm/configurations/busybox.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/configurations/busybox.config -------------------------------------------------------------------------------- /confidential-vms/linux_vm/configurations/linux64-defconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/configurations/linux64-defconfig -------------------------------------------------------------------------------- /confidential-vms/linux_vm/configurations/qemu_riscv64_virt_defconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/configurations/qemu_riscv64_virt_defconfig -------------------------------------------------------------------------------- /confidential-vms/linux_vm/hypervisor_rootfs/run_linux_vm_kvmtool.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/hypervisor_rootfs/run_linux_vm_kvmtool.sh -------------------------------------------------------------------------------- /confidential-vms/linux_vm/hypervisor_rootfs/run_linux_vm_qemu.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/hypervisor_rootfs/run_linux_vm_qemu.sh -------------------------------------------------------------------------------- /confidential-vms/linux_vm/overlay/root/ace_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/overlay/root/ace_module/Makefile -------------------------------------------------------------------------------- /confidential-vms/linux_vm/overlay/root/ace_module/ace.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/confidential-vms/linux_vm/overlay/root/ace_module/ace.c -------------------------------------------------------------------------------- /confidential-vms/linux_vm/overlay/root/this_is_confidential_vm_filesystem: -------------------------------------------------------------------------------- 1 | hello from confidential VM filesystem -------------------------------------------------------------------------------- /confidential-vms/linux_vm/overlay/this_is_confidential_vm_filesystem: -------------------------------------------------------------------------------- 1 | hello from confidential VM filesystem -------------------------------------------------------------------------------- /confidential-vms/linux_vm/patches/linux/6.3-rc4/0001-cove.patch: -------------------------------------------------------------------------------- 1 | ../../../../../hypervisor/patches/linux/6.3-rc4/0001-cove.patch -------------------------------------------------------------------------------- /confidential-vms/linux_vm/patches/linux/6.3-rc4/0002-ace.patch: -------------------------------------------------------------------------------- 1 | ../../../../../hypervisor/patches/linux/6.3-rc4/0002-ace.patch -------------------------------------------------------------------------------- /hypervisor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/Makefile -------------------------------------------------------------------------------- /hypervisor/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/README.md -------------------------------------------------------------------------------- /hypervisor/configurations/linux64-defconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/configurations/linux64-defconfig -------------------------------------------------------------------------------- /hypervisor/configurations/qemu_riscv64_virt_defconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/configurations/qemu_riscv64_virt_defconfig -------------------------------------------------------------------------------- /hypervisor/patches/linux/6.3-rc4/0001-cove.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/patches/linux/6.3-rc4/0001-cove.patch -------------------------------------------------------------------------------- /hypervisor/patches/linux/6.3-rc4/0002-ace.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/patches/linux/6.3-rc4/0002-ace.patch -------------------------------------------------------------------------------- /hypervisor/patches/linux/6.3-rc4/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/patches/linux/6.3-rc4/README.md -------------------------------------------------------------------------------- /hypervisor/patches/qemu/8.1.1/cove.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/patches/qemu/8.1.1/cove.patch -------------------------------------------------------------------------------- /hypervisor/rootfs/common.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/rootfs/common.sh -------------------------------------------------------------------------------- /hypervisor/rootfs/selftest.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/rootfs/selftest.sh -------------------------------------------------------------------------------- /hypervisor/rootfs/test_attestation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/rootfs/test_attestation.sh -------------------------------------------------------------------------------- /hypervisor/rootfs/test_smp.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/hypervisor/rootfs/test_smp.sh -------------------------------------------------------------------------------- /renovate.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/renovate.json -------------------------------------------------------------------------------- /rust-toolchain.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/rust-toolchain.toml -------------------------------------------------------------------------------- /security-monitor/.cargo/audit.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/.cargo/audit.toml -------------------------------------------------------------------------------- /security-monitor/.rustfmt.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/.rustfmt.toml -------------------------------------------------------------------------------- /security-monitor/Cargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/Cargo.lock -------------------------------------------------------------------------------- /security-monitor/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/Cargo.toml -------------------------------------------------------------------------------- /security-monitor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/Makefile -------------------------------------------------------------------------------- /security-monitor/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/README.md -------------------------------------------------------------------------------- /security-monitor/aaCargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/aaCargo.lock -------------------------------------------------------------------------------- /security-monitor/platform/generic/Kconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/Kconfig -------------------------------------------------------------------------------- /security-monitor/platform/generic/configs/defconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/configs/defconfig -------------------------------------------------------------------------------- /security-monitor/platform/generic/include/platform_override.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/include/platform_override.h -------------------------------------------------------------------------------- /security-monitor/platform/generic/objects.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/objects.mk -------------------------------------------------------------------------------- /security-monitor/platform/generic/platform.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/platform.c -------------------------------------------------------------------------------- /security-monitor/platform/generic/platform_override_modules.carray: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/generic/platform_override_modules.carray -------------------------------------------------------------------------------- /security-monitor/platform/opensbi_v1.4.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/opensbi_v1.4.patch -------------------------------------------------------------------------------- /security-monitor/platform/p550/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/p550/README.md -------------------------------------------------------------------------------- /security-monitor/platform/p550/patches/meta-sifive/ace.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/p550/patches/meta-sifive/ace.patch -------------------------------------------------------------------------------- /security-monitor/platform/p550/patches/openembedded-core/qemu_ace.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/platform/p550/patches/openembedded-core/qemu_ace.patch -------------------------------------------------------------------------------- /security-monitor/rust-crates/flattened_device_tree/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/flattened_device_tree/Cargo.toml -------------------------------------------------------------------------------- /security-monitor/rust-crates/flattened_device_tree/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/flattened_device_tree/src/error.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/flattened_device_tree/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/flattened_device_tree/src/lib.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi-sys/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi-sys/Cargo.toml -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi-sys/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi-sys/build.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi-sys/src/__bindings.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi-sys/src/__bindings.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi-sys/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi-sys/src/lib.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi-sys/src/wrapper.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi-sys/src/wrapper.h -------------------------------------------------------------------------------- /security-monitor/rust-crates/opensbi.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/opensbi.sh -------------------------------------------------------------------------------- /security-monitor/rust-crates/pointers_utility/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/pointers_utility/Cargo.toml -------------------------------------------------------------------------------- /security-monitor/rust-crates/pointers_utility/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/pointers_utility/src/error.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/pointers_utility/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/pointers_utility/src/lib.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/Cargo.toml -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/src/error.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/src/lib.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/src/parser.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/src/parser.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/src/serializer.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/src/serializer.rs -------------------------------------------------------------------------------- /security-monitor/rust-crates/riscv_cove_tap/src/spec.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/rust-crates/riscv_cove_tap/src/spec.rs -------------------------------------------------------------------------------- /security-monitor/src/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/README.md -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/apply_to_confidential_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/apply_to_confidential_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/declassify_to_confidential_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/declassify_to_confidential_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/finite_state_machine.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/finite_state_machine.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/attestation/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/attestation/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/attestation/retrieve_secret.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/attestation/retrieve_secret.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/interrupts/allow_external_interrupt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/interrupts/allow_external_interrupt.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/interrupts/expose_enabled_interrupts.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/interrupts/expose_enabled_interrupts.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/interrupts/handle_interrupt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/interrupts/handle_interrupt.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/interrupts/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/interrupts/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/add_mmio_region.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/add_mmio_region.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_access_fault.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_access_fault.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_load_pending.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_load_pending.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_load_request.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_load_request.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_load_response.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_load_response.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_store_pending.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_store_pending.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_store_request.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_store_request.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mmio_store_response.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mmio_store_response.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mmio/remove_mmio_region.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mmio/remove_mmio_region.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi/invalid_call.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi/invalid_call.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi/request.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi/request.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi/response.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi/response.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/extension_probe.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/extension_probe.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_impl_id.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_impl_id.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_impl_version.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_impl_version.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_marchid.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_marchid.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_mimpid.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_mimpid.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_mvendorid.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_mvendorid.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_spec_version.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/get_spec_version.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/sbi_base_extension/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/sbi_base_extension/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shared_page/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shared_page/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shared_page/share_page_complete.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shared_page/share_page_complete.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shared_page/share_page_request.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shared_page/share_page_request.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shared_page/unshare_page_request.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shared_page/unshare_page_request.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shutdown/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shutdown/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shutdown/shutdown_confidential_hart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shutdown/shutdown_confidential_hart.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/shutdown/shutdown_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/shutdown/shutdown_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/fence_i.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/fence_i.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_resume.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_resume.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_start.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_start.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_status.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_status.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_stop.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_stop.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_suspend.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hart_suspend.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hfence_gvma_vmid.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/hfence_gvma_vmid.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/ipi.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/ipi.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/no_operation.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/no_operation.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/sfence_vma.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/sfence_vma.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/sfence_vma_asid.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/symmetrical_multiprocessing/sfence_vma_asid.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/handlers/virtual_instructions/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/handlers/virtual_instructions/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/lightweight_context_switch/enter_from_confidential_hart.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/lightweight_context_switch/enter_from_confidential_hart.S -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/lightweight_context_switch/exit_to_confidential_hart.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/lightweight_context_switch/exit_to_confidential_hart.S -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/lightweight_context_switch/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/lightweight_context_switch/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/confidential_flow/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/confidential_flow/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/control_status_registers.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/control_status_registers.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/extensions/compressed_instructions.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/extensions/compressed_instructions.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/extensions/floating_point_unit.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/extensions/floating_point_unit.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/extensions/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/extensions/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/extensions/supervisor_timer_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/extensions/supervisor_timer_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/extensions/vector_unit.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/extensions/vector_unit.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/fence.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/fence.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/general_purpose_registers.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/general_purpose_registers.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/hart_architectural_state.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/hart_architectural_state.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/hart_lifecycle_state.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/hart_lifecycle_state.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/iopmp/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/iopmp/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/hgatp.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/hgatp.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/page_size.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/page_size.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/page_table.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/page_table.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/page_table_entry.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/page_table_entry.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/page_table_level.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/page_table_level.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/paging_system.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/paging_system.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/shared_page.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/shared_page.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mmu/specification.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mmu/specification.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/pmp/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/pmp/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/base_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/base_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/covg_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/covg_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/covh_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/covh_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/covi_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/covi_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/hsm_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/hsm_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/ipi_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/ipi_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/nacl_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/nacl_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/rfence_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/rfence_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/spec.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/spec.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/sbi/srst_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/sbi/srst_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/specification.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/specification.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/tlb/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/tlb/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/architecture/riscv/trap_cause.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/architecture/riscv/trap_cause.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_hart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_hart.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_hart_remote_command.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_hart_remote_command.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_vm_id.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_vm_id.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_vm_measurement.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_vm_measurement.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_vm_memory_layout.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_vm_memory_layout.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/confidential_vm_mmio_region.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/confidential_vm_mmio_region.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/hardware_hart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/hardware_hart.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/hypervisor_hart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/hypervisor_hart.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/resumable_operation.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/resumable_operation.rs -------------------------------------------------------------------------------- /security-monitor/src/core/control_data/storage.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/control_data/storage.rs -------------------------------------------------------------------------------- /security-monitor/src/core/hardware_setup/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/hardware_setup/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/heap_allocator/allocator.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/heap_allocator/allocator.rs -------------------------------------------------------------------------------- /security-monitor/src/core/heap_allocator/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/heap_allocator/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/initialization/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/initialization/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/interrupt_controller/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/interrupt_controller/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_layout/confidential_memory_address.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_layout/confidential_memory_address.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_layout/confidential_vm_physical_address.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_layout/confidential_vm_physical_address.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_layout/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_layout/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_layout/non_confidential_memory_address.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_layout/non_confidential_memory_address.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_protector/confidential_vm_memory_protector.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_protector/confidential_vm_memory_protector.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_protector/hypervisor_memory_protector.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_protector/hypervisor_memory_protector.rs -------------------------------------------------------------------------------- /security-monitor/src/core/memory_protector/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/memory_protector/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/page_allocator/allocator.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/page_allocator/allocator.rs -------------------------------------------------------------------------------- /security-monitor/src/core/page_allocator/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/page_allocator/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/core/page_allocator/page.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/page_allocator/page.rs -------------------------------------------------------------------------------- /security-monitor/src/core/panic.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/panic.rs -------------------------------------------------------------------------------- /security-monitor/src/core/time_controller/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/core/time_controller/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/debug.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/debug.rs -------------------------------------------------------------------------------- /security-monitor/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/error.rs -------------------------------------------------------------------------------- /security-monitor/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/lib.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/apply_to_hypervisor.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/apply_to_hypervisor.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/declassify_to_hypervisor.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/declassify_to_hypervisor.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/finite_state_machine.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/finite_state_machine.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/cove_host_extension/destroy_confidential_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/cove_host_extension/destroy_confidential_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/cove_host_extension/get_security_monitor_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/cove_host_extension/get_security_monitor_info.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/cove_host_extension/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/cove_host_extension/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/cove_host_extension/promote_to_confidential_vm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/cove_host_extension/promote_to_confidential_vm.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/cove_host_extension/run_confidential_hart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/cove_host_extension/run_confidential_hart.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/nacl_probe_feature.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/nacl_probe_feature.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/nacl_setup_shared_memory.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/nested_acceleration_extension/nacl_setup_shared_memory.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/invalid_call.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/invalid_call.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/probe_sbi_extension.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/probe_sbi_extension.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/response.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/handlers/supervisor_binary_interface/response.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/lightweight_context_switch/enter_from_hypervisor_or_vm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/lightweight_context_switch/enter_from_hypervisor_or_vm.S -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/lightweight_context_switch/exit_to_hypervisor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/lightweight_context_switch/exit_to_hypervisor.S -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/lightweight_context_switch/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/lightweight_context_switch/mod.rs -------------------------------------------------------------------------------- /security-monitor/src/non_confidential_flow/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/security-monitor/src/non_confidential_flow/mod.rs -------------------------------------------------------------------------------- /tools/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /tools/ace: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace -------------------------------------------------------------------------------- /tools/ace_connect.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace_connect.sh -------------------------------------------------------------------------------- /tools/ace_run_hypervisor.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace_run_hypervisor.sh -------------------------------------------------------------------------------- /tools/ace_start.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace_start.sh -------------------------------------------------------------------------------- /tools/ace_stop.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace_stop.sh -------------------------------------------------------------------------------- /tools/ace_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/ace_test.sh -------------------------------------------------------------------------------- /tools/common.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/common.sh -------------------------------------------------------------------------------- /tools/cove_tap_tool/Cargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/Cargo.lock -------------------------------------------------------------------------------- /tools/cove_tap_tool/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/Cargo.toml -------------------------------------------------------------------------------- /tools/cove_tap_tool/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/Makefile -------------------------------------------------------------------------------- /tools/cove_tap_tool/README.md: -------------------------------------------------------------------------------- 1 | # Usage 2 | 3 | Generate symmetric key -------------------------------------------------------------------------------- /tools/cove_tap_tool/rust-toolchain.toml: -------------------------------------------------------------------------------- 1 | [toolchain] 2 | channel = "stable" -------------------------------------------------------------------------------- /tools/cove_tap_tool/src/attach.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/src/attach.rs -------------------------------------------------------------------------------- /tools/cove_tap_tool/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/src/error.rs -------------------------------------------------------------------------------- /tools/cove_tap_tool/src/generate.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/src/generate.rs -------------------------------------------------------------------------------- /tools/cove_tap_tool/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/src/main.rs -------------------------------------------------------------------------------- /tools/cove_tap_tool/src/measure.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/cove_tap_tool/src/measure.rs -------------------------------------------------------------------------------- /tools/objdump_baremetal.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/tools/objdump_baremetal.sh -------------------------------------------------------------------------------- /verification/.gitignore: -------------------------------------------------------------------------------- 1 | _opam 2 | _build 3 | log 4 | rustc-ice-* 5 | generated_code.bak 6 | _CoqProject 7 | -------------------------------------------------------------------------------- /verification/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/Makefile -------------------------------------------------------------------------------- /verification/RefinedRust.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/RefinedRust.toml -------------------------------------------------------------------------------- /verification/dune: -------------------------------------------------------------------------------- 1 | ; Add project-wide flags here. 2 | (dirs :standard \ generated_code.bak) 3 | -------------------------------------------------------------------------------- /verification/dune-project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/dune-project -------------------------------------------------------------------------------- /verification/extra_specs.v: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verification/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/readme.md -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_in_bytes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_in_bytes.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_larger.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_larger.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_largest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_largest.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_number_of_smaller_pages.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_number_of_smaller_pages.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_smaller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_smaller.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_smallest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_size_PageSize_smallest.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_table_level_PageTableLevel_lower.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_page_table_level_PageTableLevel_lower.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_paging_system_PagingSystem_levels.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_architecture_riscv_mmu_paging_system_PagingSystem_levels.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_MemoryLayout_confidential_address_at_offset_bounded.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_MemoryLayout_confidential_address_at_offset_bounded.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_MemoryLayout_read.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_MemoryLayout_read.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_as_usize.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_as_usize.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_into_mut_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_into_mut_ptr.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_new.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_new.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_offset_from.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_offset_from.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_read_volatile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_read_volatile.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_to_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_to_ptr.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_write_volatile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_confidential_memory_address_ConfidentialMemoryAddress_write_volatile.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_layout_non_confidential_memory_address_NonConfidentialMemoryAddress_as_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_layout_non_confidential_memory_address_NonConfidentialMemoryAddress_as_ptr.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_protector_mmu_page_size_PageSize_all_from_largest_to_smallest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_protector_mmu_page_size_PageSize_all_from_largest_to_smallest.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_memory_protector_mmu_page_size_PageSize_smallest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_memory_protector_mmu_page_size_PageSize_smallest.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_address.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_address.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_end_address.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_end_address.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_end_address_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_end_address_ptr.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_size.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_size.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_start_address.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_start_address.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_write.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_T_write.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_deallocate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_deallocate.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_read.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_Allocated_read.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide_closure0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_divide_closure0.v -------------------------------------------------------------------------------- /verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/ace/proofs/proof_core_page_allocator_page_Page_core_page_allocator_page_UnAllocated_init.v -------------------------------------------------------------------------------- /verification/rust_proofs/pointers_utility/proofs/proof_ptr_byte_add_mut.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/rust_proofs/pointers_utility/proofs/proof_ptr_byte_add_mut.v -------------------------------------------------------------------------------- /verification/setup.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/setup.md -------------------------------------------------------------------------------- /verification/theories/base/base.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/base/base.v -------------------------------------------------------------------------------- /verification/theories/base/dune: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/base/dune -------------------------------------------------------------------------------- /verification/theories/memory_layout/dune: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/memory_layout/dune -------------------------------------------------------------------------------- /verification/theories/memory_layout/memory_layout.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/memory_layout/memory_layout.v -------------------------------------------------------------------------------- /verification/theories/page_allocator/dune: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/page_allocator/dune -------------------------------------------------------------------------------- /verification/theories/page_allocator/page.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/page_allocator/page.v -------------------------------------------------------------------------------- /verification/theories/page_allocator/page_allocator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/page_allocator/page_allocator.v -------------------------------------------------------------------------------- /verification/theories/page_table/dune: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/page_table/dune -------------------------------------------------------------------------------- /verification/theories/page_table/page_table.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/IBM/ACE-RISCV/HEAD/verification/theories/page_table/page_table.v --------------------------------------------------------------------------------