├── README.md ├── boards.jpg ├── fw ├── EZUSB.LIB ├── Fx2.h ├── README.md ├── USBJmpTb.OBJ ├── dscr.a51 ├── fsdr.c ├── fsdr.h ├── fw.c ├── fx2regs.h ├── fx2sdly.h ├── slave.Uv2 ├── slave.c ├── slave.hex └── slave.iic ├── hdl ├── README.md ├── cmd_parser.vhd ├── fsdr.ucf ├── fsdr_fifo_loopback.xise ├── fsdr_top.vhd ├── ipcore_dir │ ├── dcm.xco │ ├── dcm.xise │ ├── ep4_fifo.xco │ ├── ep4_fifo.xise │ ├── ep6_fifo.xco │ ├── ep6_fifo.xise │ ├── ep8_fifo.xco │ ├── ep8_fifo.xise │ ├── rx_fifo.xco │ ├── rx_fifo.xise │ ├── tx_fifo.xco │ └── tx_fifo.xise ├── rx_block.vhd ├── spi.vhd ├── tx_block.vhd └── usb_if.vhd └── hw ├── fsdr.brd └── fsdr.sch /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/README.md -------------------------------------------------------------------------------- /boards.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/boards.jpg -------------------------------------------------------------------------------- /fw/EZUSB.LIB: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/EZUSB.LIB -------------------------------------------------------------------------------- /fw/Fx2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/Fx2.h -------------------------------------------------------------------------------- /fw/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/README.md -------------------------------------------------------------------------------- /fw/USBJmpTb.OBJ: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/USBJmpTb.OBJ -------------------------------------------------------------------------------- /fw/dscr.a51: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/dscr.a51 -------------------------------------------------------------------------------- /fw/fsdr.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/fsdr.c -------------------------------------------------------------------------------- /fw/fsdr.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/fsdr.h -------------------------------------------------------------------------------- /fw/fw.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/fw.c -------------------------------------------------------------------------------- /fw/fx2regs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/fx2regs.h -------------------------------------------------------------------------------- /fw/fx2sdly.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/fx2sdly.h -------------------------------------------------------------------------------- /fw/slave.Uv2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/slave.Uv2 -------------------------------------------------------------------------------- /fw/slave.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/slave.c -------------------------------------------------------------------------------- /fw/slave.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/slave.hex -------------------------------------------------------------------------------- /fw/slave.iic: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/fw/slave.iic -------------------------------------------------------------------------------- /hdl/README.md: -------------------------------------------------------------------------------- 1 | Version 15 2 | 3 | Xilinx Webpack 14.6 4 | -------------------------------------------------------------------------------- /hdl/cmd_parser.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/cmd_parser.vhd -------------------------------------------------------------------------------- /hdl/fsdr.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/fsdr.ucf -------------------------------------------------------------------------------- /hdl/fsdr_fifo_loopback.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/fsdr_fifo_loopback.xise -------------------------------------------------------------------------------- /hdl/fsdr_top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/fsdr_top.vhd -------------------------------------------------------------------------------- /hdl/ipcore_dir/dcm.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/dcm.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/dcm.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/dcm.xise -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep4_fifo.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep4_fifo.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep4_fifo.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep4_fifo.xise -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep6_fifo.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep6_fifo.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep6_fifo.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep6_fifo.xise -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep8_fifo.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep8_fifo.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/ep8_fifo.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/ep8_fifo.xise -------------------------------------------------------------------------------- /hdl/ipcore_dir/rx_fifo.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/rx_fifo.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/rx_fifo.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/rx_fifo.xise -------------------------------------------------------------------------------- /hdl/ipcore_dir/tx_fifo.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/tx_fifo.xco -------------------------------------------------------------------------------- /hdl/ipcore_dir/tx_fifo.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/ipcore_dir/tx_fifo.xise -------------------------------------------------------------------------------- /hdl/rx_block.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/rx_block.vhd -------------------------------------------------------------------------------- /hdl/spi.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/spi.vhd -------------------------------------------------------------------------------- /hdl/tx_block.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/tx_block.vhd -------------------------------------------------------------------------------- /hdl/usb_if.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hdl/usb_if.vhd -------------------------------------------------------------------------------- /hw/fsdr.brd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hw/fsdr.brd -------------------------------------------------------------------------------- /hw/fsdr.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JacekGreniger/fpga-sdr-platform/HEAD/hw/fsdr.sch --------------------------------------------------------------------------------