├── .codeclimate.yml ├── .gitignore ├── LICENSE ├── README.md ├── basic-code ├── combinational-logic │ ├── and2 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── and2.v │ │ ├── and2.vh │ │ ├── and2_tb.gtkw │ │ ├── and2_tb.tv │ │ ├── and2_tb.v │ │ ├── and2_tb.vcd │ │ ├── and2_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ ├── and-gate.svg │ │ │ └── and.svg │ ├── nand4 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── nand4.v │ │ ├── nand4.vh │ │ ├── nand4_tb.gtkw │ │ ├── nand4_tb.tv │ │ ├── nand4_tb.v │ │ ├── nand4_tb.vcd │ │ ├── nand4_tb.vvp │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── nand.svg │ ├── nor2 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── nor2.v │ │ ├── nor2.vh │ │ ├── nor2_tb.gtkw │ │ ├── nor2_tb.tv │ │ ├── nor2_tb.v │ │ ├── nor2_tb.vcd │ │ ├── nor2_tb.vvp │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── nor.svg │ ├── not1 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── not1.v │ │ ├── not1.vh │ │ ├── not1_tb.gtkw │ │ ├── not1_tb.tv │ │ ├── not1_tb.v │ │ ├── not1_tb.vcd │ │ ├── not1_tb.vvp │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── not.svg │ ├── or2 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── or2.v │ │ ├── or2.vh │ │ ├── or2_tb.gtkw │ │ ├── or2_tb.tv │ │ ├── or2_tb.v │ │ ├── or2_tb.vcd │ │ ├── or2_tb.vvp │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── or.svg │ └── xor2 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ ├── svgs │ │ └── xor.svg │ │ ├── xor2.v │ │ ├── xor2.vh │ │ ├── xor2_tb.gtkw │ │ ├── xor2_tb.tv │ │ ├── xor2_tb.v │ │ ├── xor2_tb.vcd │ │ └── xor2_tb.vvp └── sequential-logic │ ├── d_flip_flop │ ├── .markdownlint.json │ ├── README.md │ ├── d_flip_flop.v │ ├── d_flip_flop.vh │ ├── d_flip_flop_tb.gtkw │ ├── d_flip_flop_tb.tv │ ├── d_flip_flop_tb.v │ ├── d_flip_flop_tb.vcd │ ├── d_flip_flop_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── d-flip-flop.svg │ ├── d_flip_flop_pos_edge_sync_en │ ├── .markdownlint.json │ ├── README.md │ ├── d_flip_flop_pos_edge_sync_en.v │ ├── d_flip_flop_pos_edge_sync_en.vh │ ├── d_flip_flop_pos_edge_sync_en_tb.gtkw │ ├── d_flip_flop_pos_edge_sync_en_tb.tv │ ├── d_flip_flop_pos_edge_sync_en_tb.v │ ├── d_flip_flop_pos_edge_sync_en_tb.vcd │ ├── d_flip_flop_pos_edge_sync_en_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── d-flip-flop-pos-edge-sync-en.svg │ ├── d_flip_flop_pulse_triggered │ ├── .markdownlint.json │ ├── README.md │ ├── d_flip_flop_pulse_triggered.v │ ├── d_flip_flop_pulse_triggered.vh │ ├── d_flip_flop_pulse_triggered_tb.gtkw │ ├── d_flip_flop_pulse_triggered_tb.tv │ ├── d_flip_flop_pulse_triggered_tb.v │ ├── d_flip_flop_pulse_triggered_tb.vcd │ ├── d_flip_flop_pulse_triggered_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── d-flip-flop-pulse-triggered.svg │ ├── jk_flip_flop │ ├── .markdownlint.json │ ├── README.md │ ├── jk_flip_flop.v │ ├── jk_flip_flop.vh │ ├── jk_flip_flop_tb.gtkw │ ├── jk_flip_flop_tb.tv │ ├── jk_flip_flop_tb.v │ ├── jk_flip_flop_tb.vcd │ ├── jk_flip_flop_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── jk-flip-flop.svg │ ├── jk_flip_flop_pos_edge_sync_clear │ ├── .markdownlint.json │ ├── README.md │ ├── jk_flip_flop_pos_edge_sync_clear.v │ ├── jk_flip_flop_pos_edge_sync_clear.vh │ ├── jk_flip_flop_pos_edge_sync_clear_tb.gtkw │ ├── jk_flip_flop_pos_edge_sync_clear_tb.tv │ ├── jk_flip_flop_pos_edge_sync_clear_tb.v │ ├── jk_flip_flop_pos_edge_sync_clear_tb.vcd │ ├── jk_flip_flop_pos_edge_sync_clear_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── jk-flip-flop-pos-edge-sync-clear.svg │ ├── jk_flip_flop_pulse_triggered │ ├── .markdownlint.json │ ├── README.md │ ├── jk_flip_flop_pulse_triggered.v │ ├── jk_flip_flop_pulse_triggered.vh │ ├── jk_flip_flop_pulse_triggered_tb.gtkw │ ├── jk_flip_flop_pulse_triggered_tb.tv │ ├── jk_flip_flop_pulse_triggered_tb.v │ ├── jk_flip_flop_pulse_triggered_tb.vcd │ ├── jk_flip_flop_pulse_triggered_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── jk-flip-flop-pulse-triggered.svg │ ├── sr_flip_flop │ ├── .markdownlint.json │ ├── README.md │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ ├── sr_flip_flop.v │ ├── sr_flip_flop.vh │ ├── sr_flip_flop_tb.gtkw │ ├── sr_flip_flop_tb.tv │ ├── sr_flip_flop_tb.v │ ├── sr_flip_flop_tb.vcd │ ├── sr_flip_flop_tb.vvp │ └── svgs │ │ └── sr-flip-flop.svg │ ├── sr_latch │ ├── .markdownlint.json │ ├── README.md │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ ├── sr_latch.v │ ├── sr_latch.vh │ ├── sr_latch_tb.gtkw │ ├── sr_latch_tb.tv │ ├── sr_latch_tb.v │ ├── sr_latch_tb.vcd │ ├── sr_latch_tb.vvp │ └── svgs │ │ └── sr-latch.svg │ └── t_flip_flop │ ├── .markdownlint.json │ ├── README.md │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ ├── svgs │ └── t-flip-flop.svg │ ├── t_flip_flop.v │ ├── t_flip_flop.vh │ ├── t_flip_flop_tb.gtkw │ ├── t_flip_flop_tb.tv │ ├── t_flip_flop_tb.v │ ├── t_flip_flop_tb.vcd │ └── t_flip_flop_tb.vvp ├── ci-README.md ├── ci ├── destroy-pipeline.sh ├── pipeline.yml ├── scripts │ └── readme-github-pages.sh ├── set-pipeline.sh └── tasks │ └── task-readme-github-pages.yml ├── combinational-logic ├── alus │ └── jeff_74x181 │ │ ├── README.md │ │ ├── jeff_74x181.v │ │ ├── jeff_74x181.vh │ │ ├── jeff_74x181_tb.gtkw │ │ ├── jeff_74x181_tb.tv │ │ ├── jeff_74x181_tb.v │ │ ├── jeff_74x181_tb.vcd │ │ ├── jeff_74x181_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── sections │ │ ├── aeqb_section.v │ │ ├── g_p_carry_section.v │ │ ├── input_section.v │ │ ├── invert_m.v │ │ ├── out_section_f0.v │ │ ├── out_section_f1.v │ │ ├── out_section_f2.v │ │ └── out_section_f3.v ├── data-operators │ ├── full_adder │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── full_adder.v │ │ ├── full_adder.vh │ │ ├── full_adder_tb.tv │ │ ├── full_adder_tb.v │ │ ├── full_adder_tb.vcd │ │ ├── full_adder_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── full-adder.svg │ └── half_adder │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── half_adder.v │ │ ├── half_adder.vh │ │ ├── half_adder_tb.gtkw │ │ ├── half_adder_tb.tv │ │ ├── half_adder_tb.v │ │ ├── half_adder_tb.vcd │ │ ├── half_adder_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ └── half-adder.svg ├── decoders-and-encoders │ ├── decoder_3_8 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── decoder_3_8.v │ │ ├── decoder_3_8.vh │ │ ├── decoder_3_8_tb.gtkw │ │ ├── decoder_3_8_tb.tv │ │ ├── decoder_3_8_tb.v │ │ ├── decoder_3_8_tb.vcd │ │ ├── decoder_3_8_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── decoder-3-8.svg │ ├── encoder_8_3 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── encoder_8_3.v │ │ ├── encoder_8_3.vh │ │ ├── encoder_8_3_tb.gtkw │ │ ├── encoder_8_3_tb.tv │ │ ├── encoder_8_3_tb.v │ │ ├── encoder_8_3_tb.vcd │ │ ├── encoder_8_3_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ │ └── encoder-8-3.svg │ └── encoder_to_decoder │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── decoder_to_encoder_tb.vcd │ │ ├── encoder_to_decoder.v │ │ ├── encoder_to_decoder.vh │ │ ├── encoder_to_decoder_tb.gtkw │ │ ├── encoder_to_decoder_tb.tv │ │ ├── encoder_to_decoder_tb.v │ │ ├── encoder_to_decoder_tb.vcd │ │ ├── encoder_to_decoder_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── svgs │ │ ├── decoder-to-encoder.svg │ │ └── encoder-to-decoder.svg └── multiplexers-and-demultiplexers │ ├── demux_1x4 │ ├── .markdownlint.json │ ├── README.md │ ├── demux_1x4.v │ ├── demux_1x4.vh │ ├── demux_1x4_tb.gtkw │ ├── demux_1x4_tb.tv │ ├── demux_1x4_tb.v │ ├── demux_1x4_tb.vcd │ ├── demux_1x4_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── demux-1x4.svg │ ├── jeff_74x151 │ ├── .markdownlint.json │ ├── README.md │ ├── jeff_74x151.v │ ├── jeff_74x151.vh │ ├── jeff_74x151_tb.gtkw │ ├── jeff_74x151_tb.tv │ ├── jeff_74x151_tb.v │ ├── jeff_74x151_tb.vcd │ ├── jeff_74x151_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── 74x151-multiplexer.svg │ ├── jeff_74x157 │ ├── .markdownlint.json │ ├── README.md │ ├── jeff_74x157.v │ ├── jeff_74x157.vh │ ├── jeff_74x157_tb.gtkw │ ├── jeff_74x157_tb.tv │ ├── jeff_74x157_tb.v │ ├── jeff_74x157_tb.vcd │ ├── jeff_74x157_tb.vvp │ ├── launch-gtkwave.sh │ ├── run-simulation.sh │ └── svgs │ │ └── 74x157-quad-multiplexer.svg │ ├── mux_4x1 │ ├── .markdownlint.json │ ├── README.md │ ├── launch-gtkwave.sh │ ├── mux_4x1.v │ ├── mux_4x1.vh │ ├── mux_4x1_tb.gtkw │ ├── mux_4x1_tb.tv │ ├── mux_4x1_tb.v │ ├── mux_4x1_tb.vcd │ ├── mux_4x1_tb.vvp │ ├── run-simulation.sh │ └── svgs │ │ └── mux-4x1.svg │ └── mux_to_demux │ ├── .markdownlint.json │ ├── README.md │ ├── launch-gtkwave.sh │ ├── mux_to_demux.v │ ├── mux_to_demux.vh │ ├── mux_to_demux_tb.gtkw │ ├── mux_to_demux_tb.tv │ ├── mux_to_demux_tb.v │ ├── mux_to_demux_tb.vcd │ ├── mux_to_demux_tb.vvp │ ├── run-simulation.sh │ └── svgs │ └── mux-to-demux.svg ├── docs ├── _config.yml ├── _includes │ └── README.md ├── _layouts │ └── default.html ├── index.md ├── pics │ ├── basic-code │ │ ├── and2-waveform.jpg │ │ ├── d_flip_flop-waveform.jpg │ │ ├── d_flip_flop_pos_edge_sync_en-waveform.jpg │ │ ├── d_flip_flop_pulse_triggered-waveform.jpg │ │ ├── jk_flip_flop-waveform.jpg │ │ ├── jk_flip_flop_pos_edge_sync_clear-waveform.jpg │ │ ├── jk_flip_flop_pulse_triggered-waveform.jpg │ │ ├── nand4-waveform.jpg │ │ ├── nor2-waveform.jpg │ │ ├── not1-waveform.jpg │ │ ├── or2-waveform.jpg │ │ ├── sr_flip_flop-waveform.jpg │ │ ├── sr_latch-waveform.jpg │ │ ├── t_flip_flop-waveform.jpg │ │ └── xor2-waveform.jpg │ ├── combinational-logic │ │ ├── decoder_3_8-waveform.jpg │ │ ├── decoder_to_encoder-waveform.jpg │ │ ├── demux_1x4-waveform.jpg │ │ ├── encoder_8_3-waveform.jpg │ │ ├── encoder_to_decoder-waveform.jpg │ │ ├── full_adder-waveform.jpg │ │ ├── half_adder-waveform.jpg │ │ ├── jeff_74x151-waveform.jpg │ │ ├── jeff_74x157-waveform.jpg │ │ ├── jeff_74x181-waveform.jpg │ │ ├── mux_4x1-waveform.jpg │ │ ├── mux_to_demux-waveform.jpg │ │ └── ti-74x181-schematic.svg │ ├── fpga-development-boards │ │ └── buttons-waveform.jpg │ ├── my-verilog-examples-pipeline.jpg │ ├── sequential-logic │ │ ├── dual_port_ram_asynchronous-waveform.jpg │ │ ├── dual_port_ram_asynchronous.svg │ │ ├── dual_port_ram_synchronous-waveform.jpg │ │ ├── dual_port_ram_synchronous.svg │ │ ├── fifo_asynchronous-waveform.jpg │ │ ├── fifo_asynchronous.svg │ │ ├── fifo_compare_and_status.svg │ │ ├── fifo_synchronous-waveform.jpg │ │ ├── fifo_synchronous.svg │ │ ├── jeff_74x161-waveform.jpg │ │ ├── jeff_74x377-waveform.jpg │ │ ├── left_shift_register-waveform.jpg │ │ ├── lifo_compare_and_status.svg │ │ ├── lifo_synchronous-waveform.jpg │ │ ├── lifo_synchronous.svg │ │ ├── mealy-moore-state-machines.svg │ │ ├── mealy_state_machine-waveform.jpg │ │ ├── mealy_state_machine.svg │ │ ├── moore_state_machine-waveform.jpg │ │ ├── moore_state_machine.svg │ │ ├── pattern-recognition.jpg │ │ ├── priority_arbiter-waveform.jpg │ │ ├── simple-8-bit-register.svg │ │ ├── simple-memory-using-1d-array.jpg │ │ ├── simple_8_bit_register-waveform.jpg │ │ ├── simple_memory_using_1d_array-waveform.jpg │ │ ├── simple_pipeline-waveform.jpg │ │ ├── single_port_ram_synchronous-waveform.jpg │ │ ├── single_port_ram_synchronous.svg │ │ ├── ti-74x161-schematic.svg │ │ └── ti-74x377-schematic.jpg │ ├── systems │ │ ├── Control-Block-of-the-8-bit-Microprocessor.svg │ │ ├── Processor-Block-of-the-8-bit-Microprocessor.svg │ │ ├── Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.svg │ │ ├── control-store-structure.svg │ │ ├── divide-opcode-1110.svg │ │ ├── how-to-divide-using-logic.svg │ │ ├── multiply-opcode-1100.svg │ │ ├── programable-8-bit-microprocessor-fpga-layout.jpg │ │ ├── programable-8-bit-microprocessor-waveform.jpg │ │ ├── programable-8-bit-microprocessor.svg │ │ └── simple-pipeline.svg │ └── testbench-structure.svg └── stylesheets │ ├── github-light.css │ ├── normalise.css │ └── stylesheet.css ├── fpga-development-boards └── buttons │ └── buttons │ ├── .markdownlint.json │ ├── README.md │ ├── buttons.v │ ├── buttons.vh │ ├── buttons_tb.gtkw │ ├── buttons_tb.tv │ ├── buttons_tb.v │ ├── buttons_tb.vcd │ ├── buttons_tb.vvp │ ├── launch-gtkwave.sh │ └── run-simulation.sh ├── launch-GTKWave-script └── launch-gtkwave.sh ├── sequential-logic ├── arbiters │ └── priority_arbiter │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── priority_arbiter.v │ │ ├── priority_arbiter.vh │ │ ├── priority_arbiter_tb.gtkw │ │ ├── priority_arbiter_tb.tv │ │ ├── priority_arbiter_tb.v │ │ ├── priority_arbiter_tb.vcd │ │ ├── priority_arbiter_tb.vvp │ │ ├── run-simulation.sh │ │ └── svgs │ │ └── priority-arbiter.svg ├── counters │ └── jeff_74x161 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── jeff_74x161.v │ │ ├── jeff_74x161.vh │ │ ├── jeff_74x161_tb.gtkw │ │ ├── jeff_74x161_tb.tv │ │ ├── jeff_74x161_tb.v │ │ ├── jeff_74x161_tb.vcd │ │ ├── jeff_74x161_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── sections │ │ └── output_section.v ├── finite-state-machines │ ├── mealy_state_machine │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── mealy_state_machine.v │ │ ├── mealy_state_machine.vh │ │ ├── mealy_state_machine_tb.gtkw │ │ ├── mealy_state_machine_tb.tv │ │ ├── mealy_state_machine_tb.v │ │ ├── mealy_state_machine_tb.vcd │ │ ├── mealy_state_machine_tb.vvp │ │ └── run-simulation.sh │ └── moore_state_machine │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── moore_state_machine.v │ │ ├── moore_state_machine.vh │ │ ├── moore_state_machine_tb.gtkw │ │ ├── moore_state_machine_tb.tv │ │ ├── moore_state_machine_tb.v │ │ ├── moore_state_machine_tb.vcd │ │ ├── moore_state_machine_tb.vvp │ │ └── run-simulation.sh ├── memory │ ├── dual_port_ram_asynchronous │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── dual_port_ram_asynchronous.v │ │ ├── dual_port_ram_asynchronous.vh │ │ ├── dual_port_ram_asynchronous_tb.gtkw │ │ ├── dual_port_ram_asynchronous_tb.v │ │ ├── dual_port_ram_asynchronous_tb.vcd │ │ ├── dual_port_ram_asynchronous_tb.vvp │ │ ├── dual_port_ram_asynchronous_tb_A.tv │ │ ├── dual_port_ram_asynchronous_tb_B.tv │ │ ├── launch-gtkwave.sh │ │ └── run-simulation.sh │ ├── dual_port_ram_synchronous │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── dual_port_ram_synchronous.v │ │ ├── dual_port_ram_synchronous.vh │ │ ├── dual_port_ram_synchronous_tb.gtkw │ │ ├── dual_port_ram_synchronous_tb.tv │ │ ├── dual_port_ram_synchronous_tb.v │ │ ├── dual_port_ram_synchronous_tb.vcd │ │ ├── dual_port_ram_synchronous_tb.vvp │ │ ├── launch-gtkwave.sh │ │ └── run-simulation.sh │ ├── fifo_asynchronous │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── fifo_asynchronous.v │ │ ├── fifo_asynchronous.vh │ │ ├── fifo_asynchronous_tb.gtkw │ │ ├── fifo_asynchronous_tb.v │ │ ├── fifo_asynchronous_tb.vcd │ │ ├── fifo_asynchronous_tb.vvp │ │ ├── fifo_asynchronous_tb_pop.tv │ │ ├── fifo_asynchronous_tb_push.tv │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── source │ │ │ ├── compare_and_status_logic.v │ │ │ ├── read_logic.v │ │ │ ├── read_ptr.v │ │ │ ├── write_logic.v │ │ │ └── write_ptr.v │ ├── fifo_synchronous │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── fifo_synchronous.v │ │ ├── fifo_synchronous.vh │ │ ├── fifo_synchronous_tb.gtkw │ │ ├── fifo_synchronous_tb.tv │ │ ├── fifo_synchronous_tb.v │ │ ├── fifo_synchronous_tb.vcd │ │ ├── fifo_synchronous_tb.vvp │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ └── source │ │ │ ├── compare_and_status_logic.v │ │ │ ├── read_logic.v │ │ │ ├── read_ptr.v │ │ │ ├── write_logic.v │ │ │ └── write_ptr.v │ ├── lifo_synchronous │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── lifo_synchronous.v │ │ ├── lifo_synchronous.vh │ │ ├── lifo_synchronous_tb.gtkw │ │ ├── lifo_synchronous_tb.tv │ │ ├── lifo_synchronous_tb.v │ │ ├── lifo_synchronous_tb.vcd │ │ ├── lifo_synchronous_tb.vvp │ │ ├── run-simulation.sh │ │ └── source │ │ │ ├── compare_and_status_logic.v │ │ │ ├── read_logic.v │ │ │ ├── stack_ptr_control.v │ │ │ └── write_logic.v │ └── single_port_ram_synchronous │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ ├── single_port_ram_synchronous.v │ │ ├── single_port_ram_synchronous.vh │ │ ├── single_port_ram_synchronous_tb.gtkw │ │ ├── single_port_ram_synchronous_tb.tv │ │ ├── single_port_ram_synchronous_tb.v │ │ ├── single_port_ram_synchronous_tb.vcd │ │ └── single_port_ram_synchronous_tb.vvp ├── registers │ ├── jeff_74x377 │ │ ├── .markdownlint.json │ │ ├── README.md │ │ ├── jeff_74x377.v │ │ ├── jeff_74x377.vh │ │ ├── jeff_74x377_tb.gtkw │ │ ├── jeff_74x377_tb.tv │ │ ├── jeff_74x377_tb.v │ │ ├── jeff_74x377_tb.vcd │ │ ├── jeff_74x377_tb.vvp │ │ ├── launch-gtkwave.sh │ │ └── run-simulation.sh │ └── simple_8_bit_register │ │ ├── README.md │ │ ├── launch-gtkwave.sh │ │ ├── run-simulation.sh │ │ ├── simple_8_bit_register.v │ │ ├── simple_8_bit_register.vh │ │ ├── simple_8_bit_register_tb.gtkw │ │ ├── simple_8_bit_register_tb.tv │ │ ├── simple_8_bit_register_tb.v │ │ ├── simple_8_bit_register_tb.vcd │ │ └── simple_8_bit_register_tb.vvp └── shifters │ └── left_shift_register │ ├── README.md │ ├── launch-gtkwave.sh │ ├── left_shift_register.v │ ├── left_shift_register.vh │ ├── left_shift_register_tb.gtkw │ ├── left_shift_register_tb.tv │ ├── left_shift_register_tb.v │ ├── left_shift_register_tb.vcd │ ├── left_shift_register_tb.vvp │ └── run-simulation.sh └── systems ├── microprocessors └── programable_8_bit_microprocessor │ ├── .markdownlint.json │ ├── README.md │ ├── alu │ └── alu.v │ ├── control-store │ └── control_store.v │ ├── control │ └── control.v │ ├── core-parts │ ├── counter8.v │ ├── register_ab8.v │ ├── ta151_bar.v │ ├── ta157_4.v │ ├── ta157_8.v │ ├── ta161_bar.v │ ├── ta181_bar.v │ ├── ta377_bar.v │ └── zp_bit.v │ ├── launch-gtkwave.sh │ ├── opcode │ └── opcodedec.v │ ├── processor │ └── processor.v │ ├── programable_8_bit_microprocessor.v │ ├── programable_8_bit_microprocessor.vh │ ├── programable_8_bit_microprocessor_tb.gtkw │ ├── programable_8_bit_microprocessor_tb.tv │ ├── programable_8_bit_microprocessor_tb.v │ ├── programable_8_bit_microprocessor_tb.vcd │ ├── programable_8_bit_microprocessor_tb.vvp │ └── run-simulation.sh └── pipelines └── simple_pipeline ├── .markdownlint.json ├── README.md ├── launch-gtkwave.sh ├── run-simulation.sh ├── simple_pipeline.v ├── simple_pipeline.vh ├── simple_pipeline_tb.gtkw ├── simple_pipeline_tb.tv ├── simple_pipeline_tb.v ├── simple_pipeline_tb.vcd └── simple_pipeline_tb.vvp /.codeclimate.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/.codeclimate.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2.vh: -------------------------------------------------------------------------------- 1 | `include "and2.v" -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/and2_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/and2_tb.vvp -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/svgs/and-gate.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/svgs/and-gate.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/and2/svgs/and.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/and2/svgs/and.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4.vh: -------------------------------------------------------------------------------- 1 | `include "nand4.v" 2 | -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/nand4_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/nand4_tb.vvp -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/nand4/svgs/nand.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nand4/svgs/nand.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2.vh: -------------------------------------------------------------------------------- 1 | `include "nor2.v" 2 | -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/nor2_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/nor2_tb.vvp -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/nor2/svgs/nor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/nor2/svgs/nor.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1.vh: -------------------------------------------------------------------------------- 1 | `include "not1.v" 2 | -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/not1_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/not1_tb.vvp -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/not1/svgs/not.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/not1/svgs/not.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2.vh: -------------------------------------------------------------------------------- 1 | `include "or2.v" 2 | -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/or2_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/or2_tb.vvp -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/or2/svgs/or.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/or2/svgs/or.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/README.md -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/svgs/xor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/svgs/xor.svg -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2.vh: -------------------------------------------------------------------------------- 1 | `include "xor2.v" 2 | -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2_tb.gtkw -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2_tb.tv -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2_tb.v -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2_tb.vcd -------------------------------------------------------------------------------- /basic-code/combinational-logic/xor2/xor2_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/combinational-logic/xor2/xor2_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop.vh: -------------------------------------------------------------------------------- 1 | `include "d_flip_flop.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/d_flip_flop_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop/svgs/d-flip-flop.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop/svgs/d-flip-flop.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/.markdownlint.json -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en.vh: -------------------------------------------------------------------------------- 1 | `include "d_flip_flop_pos_edge_sync_en.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/svgs/d-flip-flop-pos-edge-sync-en.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/svgs/d-flip-flop-pos-edge-sync-en.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered.vh: -------------------------------------------------------------------------------- 1 | `include "d_flip_flop_pulse_triggered.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/d_flip_flop_pulse_triggered_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/d_flip_flop_pulse_triggered/svgs/d-flip-flop-pulse-triggered.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/d_flip_flop_pulse_triggered/svgs/d-flip-flop-pulse-triggered.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop.vh: -------------------------------------------------------------------------------- 1 | `include "jk_flip_flop.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/jk_flip_flop_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop/svgs/jk-flip-flop.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop/svgs/jk-flip-flop.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear.vh: -------------------------------------------------------------------------------- 1 | `include "jk_flip_flop_pos_edge_sync_clear.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/svgs/jk-flip-flop-pos-edge-sync-clear.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/svgs/jk-flip-flop-pos-edge-sync-clear.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered.vh: -------------------------------------------------------------------------------- 1 | `include "jk_flip_flop_pulse_triggered.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/jk_flip_flop_pulse_triggered_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/jk_flip_flop_pulse_triggered/svgs/jk-flip-flop-pulse-triggered.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/jk_flip_flop_pulse_triggered/svgs/jk-flip-flop-pulse-triggered.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop.vh: -------------------------------------------------------------------------------- 1 | `include "sr_flip_flop.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/sr_flip_flop_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_flip_flop/svgs/sr-flip-flop.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_flip_flop/svgs/sr-flip-flop.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch.vh: -------------------------------------------------------------------------------- 1 | `include "sr_latch.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/sr_latch_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/sr_latch_tb.vvp -------------------------------------------------------------------------------- /basic-code/sequential-logic/sr_latch/svgs/sr-latch.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/sr_latch/svgs/sr-latch.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/README.md -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/launch-gtkwave.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/run-simulation.sh -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/svgs/t-flip-flop.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/svgs/t-flip-flop.svg -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop.vh: -------------------------------------------------------------------------------- 1 | `include "t_flip_flop.v" 2 | -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.gtkw -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.tv -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.v -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.vcd -------------------------------------------------------------------------------- /basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/basic-code/sequential-logic/t_flip_flop/t_flip_flop_tb.vvp -------------------------------------------------------------------------------- /ci-README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci-README.md -------------------------------------------------------------------------------- /ci/destroy-pipeline.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci/destroy-pipeline.sh -------------------------------------------------------------------------------- /ci/pipeline.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci/pipeline.yml -------------------------------------------------------------------------------- /ci/scripts/readme-github-pages.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci/scripts/readme-github-pages.sh -------------------------------------------------------------------------------- /ci/set-pipeline.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci/set-pipeline.sh -------------------------------------------------------------------------------- /ci/tasks/task-readme-github-pages.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/ci/tasks/task-readme-github-pages.yml -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/README.md -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181.vh -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181_tb.tv -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181_tb.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/jeff_74x181_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/jeff_74x181_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/aeqb_section.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/aeqb_section.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/g_p_carry_section.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/g_p_carry_section.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/input_section.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/input_section.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/invert_m.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/invert_m.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/out_section_f0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/out_section_f0.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/out_section_f1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/out_section_f1.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/out_section_f2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/out_section_f2.v -------------------------------------------------------------------------------- /combinational-logic/alus/jeff_74x181/sections/out_section_f3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/alus/jeff_74x181/sections/out_section_f3.v -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/.markdownlint.json -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/README.md -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/full_adder.v -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder.vh: -------------------------------------------------------------------------------- 1 | `include "full_adder.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/full_adder_tb.tv -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/full_adder_tb.v -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/full_adder_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/full_adder_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/full_adder_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/data-operators/full_adder/svgs/full-adder.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/full_adder/svgs/full-adder.svg -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/README.md -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder.v -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder.vh: -------------------------------------------------------------------------------- 1 | `include "half_adder.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder_tb.tv -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder_tb.v -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/half_adder_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/half_adder_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/data-operators/half_adder/svgs/half-adder.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/data-operators/half_adder/svgs/half-adder.svg -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/README.md -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8.vh: -------------------------------------------------------------------------------- 1 | `include "decoder_3_8.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.tv -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/decoder_3_8_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/decoder_3_8/svgs/decoder-3-8.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/decoder_3_8/svgs/decoder-3-8.svg -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/README.md -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3.vh: -------------------------------------------------------------------------------- 1 | `include "encoder_8_3.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.tv -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/encoder_8_3_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_8_3/svgs/encoder-8-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_8_3/svgs/encoder-8-3.svg -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/README.md -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/decoder_to_encoder_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/decoder_to_encoder_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder.vh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.tv -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.v -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/encoder_to_decoder_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/svgs/decoder-to-encoder.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/svgs/decoder-to-encoder.svg -------------------------------------------------------------------------------- /combinational-logic/decoders-and-encoders/encoder_to_decoder/svgs/encoder-to-decoder.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/decoders-and-encoders/encoder_to_decoder/svgs/encoder-to-decoder.svg -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/README.md -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4.vh: -------------------------------------------------------------------------------- 1 | `include "demux_1x4.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.tv -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/demux_1x4_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/demux_1x4/svgs/demux-1x4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/demux_1x4/svgs/demux-1x4.svg -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/README.md -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151.vh: -------------------------------------------------------------------------------- 1 | `include "jeff_74x151.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.tv -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/svgs/74x151-multiplexer.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/svgs/74x151-multiplexer.svg -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/README.md -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157.vh: -------------------------------------------------------------------------------- 1 | `include "jeff_74x157.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.tv -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/svgs/74x157-quad-multiplexer.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/svgs/74x157-quad-multiplexer.svg -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD033": false 3 | } -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/README.md -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1.vh: -------------------------------------------------------------------------------- 1 | `include "mux_4x1.v" 2 | -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.tv -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/mux_4x1_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_4x1/svgs/mux-4x1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_4x1/svgs/mux-4x1.svg -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/.markdownlint.json -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/README.md -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/launch-gtkwave.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux.vh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.gtkw -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.tv -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.v -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.vcd -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/mux_to_demux_tb.vvp -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/run-simulation.sh -------------------------------------------------------------------------------- /combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/svgs/mux-to-demux.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/combinational-logic/multiplexers-and-demultiplexers/mux_to_demux/svgs/mux-to-demux.svg -------------------------------------------------------------------------------- /docs/_config.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/_config.yml -------------------------------------------------------------------------------- /docs/_includes/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/_includes/README.md -------------------------------------------------------------------------------- /docs/_layouts/default.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/_layouts/default.html -------------------------------------------------------------------------------- /docs/index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/index.md -------------------------------------------------------------------------------- /docs/pics/basic-code/and2-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/and2-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/d_flip_flop-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/d_flip_flop-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/d_flip_flop_pos_edge_sync_en-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/d_flip_flop_pos_edge_sync_en-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/d_flip_flop_pulse_triggered-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/d_flip_flop_pulse_triggered-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/jk_flip_flop-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/jk_flip_flop-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/jk_flip_flop_pos_edge_sync_clear-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/jk_flip_flop_pos_edge_sync_clear-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/jk_flip_flop_pulse_triggered-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/jk_flip_flop_pulse_triggered-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/nand4-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/nand4-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/nor2-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/nor2-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/not1-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/not1-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/or2-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/or2-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/sr_flip_flop-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/sr_flip_flop-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/sr_latch-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/sr_latch-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/t_flip_flop-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/t_flip_flop-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/basic-code/xor2-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/basic-code/xor2-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/decoder_3_8-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/decoder_3_8-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/decoder_to_encoder-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/decoder_to_encoder-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/demux_1x4-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/demux_1x4-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/encoder_8_3-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/encoder_8_3-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/encoder_to_decoder-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/encoder_to_decoder-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/full_adder-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/full_adder-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/half_adder-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/half_adder-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/jeff_74x151-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/jeff_74x151-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/jeff_74x157-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/jeff_74x157-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/jeff_74x181-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/jeff_74x181-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/mux_4x1-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/mux_4x1-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/mux_to_demux-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/mux_to_demux-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/combinational-logic/ti-74x181-schematic.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/combinational-logic/ti-74x181-schematic.svg -------------------------------------------------------------------------------- /docs/pics/fpga-development-boards/buttons-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/fpga-development-boards/buttons-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/my-verilog-examples-pipeline.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/my-verilog-examples-pipeline.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/dual_port_ram_asynchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/dual_port_ram_asynchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/dual_port_ram_asynchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/dual_port_ram_asynchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/dual_port_ram_synchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/dual_port_ram_synchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/dual_port_ram_synchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/dual_port_ram_synchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/fifo_asynchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/fifo_asynchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/fifo_asynchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/fifo_asynchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/fifo_compare_and_status.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/fifo_compare_and_status.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/fifo_synchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/fifo_synchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/fifo_synchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/fifo_synchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/jeff_74x161-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/jeff_74x161-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/jeff_74x377-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/jeff_74x377-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/left_shift_register-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/left_shift_register-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/lifo_compare_and_status.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/lifo_compare_and_status.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/lifo_synchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/lifo_synchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/lifo_synchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/lifo_synchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/mealy-moore-state-machines.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/mealy-moore-state-machines.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/mealy_state_machine-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/mealy_state_machine-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/mealy_state_machine.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/mealy_state_machine.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/moore_state_machine-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/moore_state_machine-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/moore_state_machine.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/moore_state_machine.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/pattern-recognition.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/pattern-recognition.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/priority_arbiter-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/priority_arbiter-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/simple-8-bit-register.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/simple-8-bit-register.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/simple-memory-using-1d-array.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/simple-memory-using-1d-array.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/simple_8_bit_register-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/simple_8_bit_register-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/simple_memory_using_1d_array-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/simple_memory_using_1d_array-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/simple_pipeline-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/simple_pipeline-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/single_port_ram_synchronous-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/single_port_ram_synchronous-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/single_port_ram_synchronous.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/single_port_ram_synchronous.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/ti-74x161-schematic.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/ti-74x161-schematic.svg -------------------------------------------------------------------------------- /docs/pics/sequential-logic/ti-74x377-schematic.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/sequential-logic/ti-74x377-schematic.jpg -------------------------------------------------------------------------------- /docs/pics/systems/Control-Block-of-the-8-bit-Microprocessor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/Control-Block-of-the-8-bit-Microprocessor.svg -------------------------------------------------------------------------------- /docs/pics/systems/Processor-Block-of-the-8-bit-Microprocessor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/Processor-Block-of-the-8-bit-Microprocessor.svg -------------------------------------------------------------------------------- /docs/pics/systems/Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.svg -------------------------------------------------------------------------------- /docs/pics/systems/control-store-structure.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/control-store-structure.svg -------------------------------------------------------------------------------- /docs/pics/systems/divide-opcode-1110.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/divide-opcode-1110.svg -------------------------------------------------------------------------------- /docs/pics/systems/how-to-divide-using-logic.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/how-to-divide-using-logic.svg -------------------------------------------------------------------------------- /docs/pics/systems/multiply-opcode-1100.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/multiply-opcode-1100.svg -------------------------------------------------------------------------------- /docs/pics/systems/programable-8-bit-microprocessor-fpga-layout.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/programable-8-bit-microprocessor-fpga-layout.jpg -------------------------------------------------------------------------------- /docs/pics/systems/programable-8-bit-microprocessor-waveform.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/programable-8-bit-microprocessor-waveform.jpg -------------------------------------------------------------------------------- /docs/pics/systems/programable-8-bit-microprocessor.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/programable-8-bit-microprocessor.svg -------------------------------------------------------------------------------- /docs/pics/systems/simple-pipeline.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/systems/simple-pipeline.svg -------------------------------------------------------------------------------- /docs/pics/testbench-structure.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/pics/testbench-structure.svg -------------------------------------------------------------------------------- /docs/stylesheets/github-light.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/stylesheets/github-light.css -------------------------------------------------------------------------------- /docs/stylesheets/normalise.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/stylesheets/normalise.css -------------------------------------------------------------------------------- /docs/stylesheets/stylesheet.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/docs/stylesheets/stylesheet.css -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/README.md -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons.v -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons.vh: -------------------------------------------------------------------------------- 1 | `include "buttons.v" 2 | -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons_tb.gtkw -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons_tb.tv -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons_tb.v -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons_tb.vcd -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/buttons_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/buttons_tb.vvp -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/launch-gtkwave.sh -------------------------------------------------------------------------------- /fpga-development-boards/buttons/buttons/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/fpga-development-boards/buttons/buttons/run-simulation.sh -------------------------------------------------------------------------------- /launch-GTKWave-script/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/launch-GTKWave-script/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/.markdownlint.json -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/README.md -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter.v -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter.vh: -------------------------------------------------------------------------------- 1 | `include "priority_arbiter.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.tv -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.v -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/priority_arbiter_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/arbiters/priority_arbiter/svgs/priority-arbiter.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/arbiters/priority_arbiter/svgs/priority-arbiter.svg -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/.markdownlint.json -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/README.md -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161.v -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161.vh -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161_tb.tv -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161_tb.v -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/jeff_74x161_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/jeff_74x161_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/counters/jeff_74x161/sections/output_section.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/counters/jeff_74x161/sections/output_section.v -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/README.md -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine.v -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine.vh: -------------------------------------------------------------------------------- 1 | `include "mealy_state_machine.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.tv -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.v -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/mealy_state_machine_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/mealy_state_machine/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/mealy_state_machine/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/README.md -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine.v -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine.vh: -------------------------------------------------------------------------------- 1 | `include "moore_state_machine.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.tv -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.v -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/moore_state_machine_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/finite-state-machines/moore_state_machine/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/finite-state-machines/moore_state_machine/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous.vh: -------------------------------------------------------------------------------- 1 | `include "dual_port_ram_asynchronous.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb_A.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb_A.tv -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb_B.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/dual_port_ram_asynchronous_tb_B.tv -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_asynchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_asynchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous.vh: -------------------------------------------------------------------------------- 1 | `include "dual_port_ram_synchronous.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.tv -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/dual_port_ram_synchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/dual_port_ram_synchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/dual_port_ram_synchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous.vh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb_pop.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb_pop.tv -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb_push.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/fifo_asynchronous_tb_push.tv -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/source/compare_and_status_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/source/compare_and_status_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/source/read_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/source/read_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/source/read_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/source/read_ptr.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/source/write_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/source/write_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_asynchronous/source/write_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_asynchronous/source/write_ptr.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous.vh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.tv -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/fifo_synchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/source/compare_and_status_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/source/compare_and_status_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/source/read_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/source/read_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/source/read_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/source/read_ptr.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/source/write_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/source/write_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/fifo_synchronous/source/write_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/fifo_synchronous/source/write_ptr.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous.vh -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.tv -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/lifo_synchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/source/compare_and_status_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/source/compare_and_status_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/source/read_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/source/read_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/source/stack_ptr_control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/source/stack_ptr_control.v -------------------------------------------------------------------------------- /sequential-logic/memory/lifo_synchronous/source/write_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/lifo_synchronous/source/write_logic.v -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/README.md -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous.v -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous.vh: -------------------------------------------------------------------------------- 1 | `include "single_port_ram_synchronous.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.tv -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.v -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/memory/single_port_ram_synchronous/single_port_ram_synchronous_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/README.md -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377.v -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377.vh -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377_tb.tv -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377_tb.v -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/jeff_74x377_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/jeff_74x377_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/registers/jeff_74x377/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/jeff_74x377/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/README.md -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/run-simulation.sh -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register.v -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register.vh: -------------------------------------------------------------------------------- 1 | `include "simple_8_bit_register.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.tv -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.v -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/registers/simple_8_bit_register/simple_8_bit_register_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/README.md -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/launch-gtkwave.sh -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register.v -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register.vh: -------------------------------------------------------------------------------- 1 | `include "left_shift_register.v" 2 | -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register_tb.gtkw -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register_tb.tv -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register_tb.v -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register_tb.vcd -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/left_shift_register_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/left_shift_register_tb.vvp -------------------------------------------------------------------------------- /sequential-logic/shifters/left_shift_register/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/sequential-logic/shifters/left_shift_register/run-simulation.sh -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/.markdownlint.json: -------------------------------------------------------------------------------- 1 | { 2 | "MD013": false 3 | } -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/README.md -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/alu/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/alu/alu.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/control-store/control_store.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/control-store/control_store.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/control/control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/control/control.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/counter8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/counter8.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/register_ab8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/register_ab8.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta151_bar.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta151_bar.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta157_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta157_4.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta157_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta157_8.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta161_bar.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta161_bar.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta181_bar.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta181_bar.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta377_bar.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/ta377_bar.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/core-parts/zp_bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/core-parts/zp_bit.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/launch-gtkwave.sh -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/opcode/opcodedec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/opcode/opcodedec.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/processor/processor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/processor/processor.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor.vh -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.gtkw -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.tv -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.v -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.vcd -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/programable_8_bit_microprocessor_tb.vvp -------------------------------------------------------------------------------- /systems/microprocessors/programable_8_bit_microprocessor/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/microprocessors/programable_8_bit_microprocessor/run-simulation.sh -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/.markdownlint.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/.markdownlint.json -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/README.md -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/launch-gtkwave.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/launch-gtkwave.sh -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/run-simulation.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/run-simulation.sh -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline.v -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline.vh: -------------------------------------------------------------------------------- 1 | `include "simple_pipeline.v" 2 | -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline_tb.gtkw -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline_tb.tv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline_tb.tv -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline_tb.v -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline_tb.vcd -------------------------------------------------------------------------------- /systems/pipelines/simple_pipeline/simple_pipeline_tb.vvp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/JeffDeCola/my-verilog-examples/HEAD/systems/pipelines/simple_pipeline/simple_pipeline_tb.vvp --------------------------------------------------------------------------------