├── LICENSE ├── README.md ├── image ├── 1.PNG └── 2.PNG ├── rtl ├── BiCubic.v ├── BiCubic_x0.v ├── BiCubic_x1.v ├── BiCubic_x2.v ├── BiCubic_x3.v ├── BiCubic_y0.v ├── BiCubic_y1.v ├── BiCubic_y2.v ├── BiCubic_y3.v ├── cash_ram_rw.v ├── coefficient.v ├── mul_2.v ├── mul_3.v ├── mul_4.v ├── mul_add_1.v ├── mul_add_2.v ├── ramDoublePort.v ├── scaler_to_ddr.v ├── source_to_scaler.v └── video_scaler.v └── simulation ├── 640_480face.bmp ├── BiCubic.v ├── BiCubic_x0.v ├── BiCubic_x1.v ├── BiCubic_x2.v ├── BiCubic_x3.v ├── BiCubic_y0.v ├── BiCubic_y1.v ├── BiCubic_y2.v ├── BiCubic_y3.v ├── RawToBmp.exe ├── boundary_white.bmp ├── cash_ram_rw.v ├── coefficient.v ├── mul_2.v ├── mul_3.v ├── mul_4.v ├── mul_add_1.v ├── mul_add_2.v ├── output1280x1024to1920x1080BiCubic.raw ├── output1280x1024to1920x1080BiCubic.raw.bmp ├── output640x480to1024x768BiCubic.raw ├── output640x480to1024x768BiCubic.raw.bmp ├── pu.bmp ├── pure_color.bmp ├── ramDoublePort.v ├── ram_ip ├── ram_00.v ├── ram_01.v ├── ram_10.v └── ram_11.v ├── scaler_test.cr.mti ├── scaler_test.mpf ├── scaler_to_ddr.v ├── source_to_scaler.v ├── video_scaler.v ├── video_scaler_tb.v ├── vish_stacktrace.vstf ├── vsim.wlf └── work ├── _info ├── _lib.qdb ├── _lib1_46.qdb ├── _lib1_46.qpg ├── _lib1_46.qtl ├── _lib1_56.qdb ├── _lib1_56.qpg ├── _lib1_56.qtl ├── _lib1_6.qdb ├── _lib1_6.qpg ├── _lib1_6.qtl ├── _lib1_84.qdb ├── _lib1_84.qpg ├── _lib1_84.qtl └── _vmake /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/README.md -------------------------------------------------------------------------------- /image/1.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/image/1.PNG -------------------------------------------------------------------------------- /image/2.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/image/2.PNG -------------------------------------------------------------------------------- /rtl/BiCubic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic.v -------------------------------------------------------------------------------- /rtl/BiCubic_x0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_x0.v -------------------------------------------------------------------------------- /rtl/BiCubic_x1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_x1.v -------------------------------------------------------------------------------- /rtl/BiCubic_x2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_x2.v -------------------------------------------------------------------------------- /rtl/BiCubic_x3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_x3.v -------------------------------------------------------------------------------- /rtl/BiCubic_y0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_y0.v -------------------------------------------------------------------------------- /rtl/BiCubic_y1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_y1.v -------------------------------------------------------------------------------- /rtl/BiCubic_y2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_y2.v -------------------------------------------------------------------------------- /rtl/BiCubic_y3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/BiCubic_y3.v -------------------------------------------------------------------------------- /rtl/cash_ram_rw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/cash_ram_rw.v -------------------------------------------------------------------------------- /rtl/coefficient.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/coefficient.v -------------------------------------------------------------------------------- /rtl/mul_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/mul_2.v -------------------------------------------------------------------------------- /rtl/mul_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/mul_3.v -------------------------------------------------------------------------------- /rtl/mul_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/mul_4.v -------------------------------------------------------------------------------- /rtl/mul_add_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/mul_add_1.v -------------------------------------------------------------------------------- /rtl/mul_add_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/mul_add_2.v -------------------------------------------------------------------------------- /rtl/ramDoublePort.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/ramDoublePort.v -------------------------------------------------------------------------------- /rtl/scaler_to_ddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/scaler_to_ddr.v -------------------------------------------------------------------------------- /rtl/source_to_scaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/source_to_scaler.v -------------------------------------------------------------------------------- /rtl/video_scaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/rtl/video_scaler.v -------------------------------------------------------------------------------- /simulation/640_480face.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/640_480face.bmp -------------------------------------------------------------------------------- /simulation/BiCubic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic.v -------------------------------------------------------------------------------- /simulation/BiCubic_x0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_x0.v -------------------------------------------------------------------------------- /simulation/BiCubic_x1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_x1.v -------------------------------------------------------------------------------- /simulation/BiCubic_x2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_x2.v -------------------------------------------------------------------------------- /simulation/BiCubic_x3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_x3.v -------------------------------------------------------------------------------- /simulation/BiCubic_y0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_y0.v -------------------------------------------------------------------------------- /simulation/BiCubic_y1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_y1.v -------------------------------------------------------------------------------- /simulation/BiCubic_y2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_y2.v -------------------------------------------------------------------------------- /simulation/BiCubic_y3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/BiCubic_y3.v -------------------------------------------------------------------------------- /simulation/RawToBmp.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/RawToBmp.exe -------------------------------------------------------------------------------- /simulation/boundary_white.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/boundary_white.bmp -------------------------------------------------------------------------------- /simulation/cash_ram_rw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/cash_ram_rw.v -------------------------------------------------------------------------------- /simulation/coefficient.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/coefficient.v -------------------------------------------------------------------------------- /simulation/mul_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/mul_2.v -------------------------------------------------------------------------------- /simulation/mul_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/mul_3.v -------------------------------------------------------------------------------- /simulation/mul_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/mul_4.v -------------------------------------------------------------------------------- /simulation/mul_add_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/mul_add_1.v -------------------------------------------------------------------------------- /simulation/mul_add_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/mul_add_2.v -------------------------------------------------------------------------------- /simulation/output1280x1024to1920x1080BiCubic.raw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/output1280x1024to1920x1080BiCubic.raw -------------------------------------------------------------------------------- /simulation/output1280x1024to1920x1080BiCubic.raw.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/output1280x1024to1920x1080BiCubic.raw.bmp -------------------------------------------------------------------------------- /simulation/output640x480to1024x768BiCubic.raw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/output640x480to1024x768BiCubic.raw -------------------------------------------------------------------------------- /simulation/output640x480to1024x768BiCubic.raw.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/output640x480to1024x768BiCubic.raw.bmp -------------------------------------------------------------------------------- /simulation/pu.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/pu.bmp -------------------------------------------------------------------------------- /simulation/pure_color.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/pure_color.bmp -------------------------------------------------------------------------------- /simulation/ramDoublePort.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/ramDoublePort.v -------------------------------------------------------------------------------- /simulation/ram_ip/ram_00.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/ram_ip/ram_00.v -------------------------------------------------------------------------------- /simulation/ram_ip/ram_01.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/ram_ip/ram_01.v -------------------------------------------------------------------------------- /simulation/ram_ip/ram_10.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/ram_ip/ram_10.v -------------------------------------------------------------------------------- /simulation/ram_ip/ram_11.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/ram_ip/ram_11.v -------------------------------------------------------------------------------- /simulation/scaler_test.cr.mti: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/scaler_test.cr.mti -------------------------------------------------------------------------------- /simulation/scaler_test.mpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/scaler_test.mpf -------------------------------------------------------------------------------- /simulation/scaler_to_ddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/scaler_to_ddr.v -------------------------------------------------------------------------------- /simulation/source_to_scaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/source_to_scaler.v -------------------------------------------------------------------------------- /simulation/video_scaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/video_scaler.v -------------------------------------------------------------------------------- /simulation/video_scaler_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/video_scaler_tb.v -------------------------------------------------------------------------------- /simulation/vish_stacktrace.vstf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/vish_stacktrace.vstf -------------------------------------------------------------------------------- /simulation/vsim.wlf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/vsim.wlf -------------------------------------------------------------------------------- /simulation/work/_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_info -------------------------------------------------------------------------------- /simulation/work/_lib.qdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib.qdb -------------------------------------------------------------------------------- /simulation/work/_lib1_46.qdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_46.qdb -------------------------------------------------------------------------------- /simulation/work/_lib1_46.qpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_46.qpg -------------------------------------------------------------------------------- /simulation/work/_lib1_46.qtl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_46.qtl -------------------------------------------------------------------------------- /simulation/work/_lib1_56.qdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_56.qdb -------------------------------------------------------------------------------- /simulation/work/_lib1_56.qpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_56.qpg -------------------------------------------------------------------------------- /simulation/work/_lib1_56.qtl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_56.qtl -------------------------------------------------------------------------------- /simulation/work/_lib1_6.qdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_6.qdb -------------------------------------------------------------------------------- /simulation/work/_lib1_6.qpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_6.qpg -------------------------------------------------------------------------------- /simulation/work/_lib1_6.qtl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_6.qtl -------------------------------------------------------------------------------- /simulation/work/_lib1_84.qdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_84.qdb -------------------------------------------------------------------------------- /simulation/work/_lib1_84.qpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_84.qpg -------------------------------------------------------------------------------- /simulation/work/_lib1_84.qtl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/KevinHexin/FPGA-Bicubic-interpolation/HEAD/simulation/work/_lib1_84.qtl -------------------------------------------------------------------------------- /simulation/work/_vmake: -------------------------------------------------------------------------------- 1 | m255 2 | K4 3 | z0 4 | cModel Technology 5 | --------------------------------------------------------------------------------