├── .gitignore ├── .gitmodules ├── LICENSE ├── Makefile ├── README.md ├── docs └── example1.pptx ├── include ├── baseAccelSim.hh ├── controller.hh ├── definitions.hh ├── dma.hh ├── network.hh ├── parse.hh ├── pe.hh └── scratchpad.hh ├── out └── DiRAC ├── src ├── baseAccelSim.cc ├── controller.cc ├── dma.cc ├── network.cc ├── parse.cc ├── pe.cc └── scratchpad.cc └── tests ├── convolution_output_stationary ├── arch │ └── accelerator.txt ├── data │ ├── golden_op3.txt │ ├── op1.txt │ ├── op2.txt │ └── op3.txt └── kernel │ ├── DMAC_WB_SPM_passes.txt │ ├── DMAC_prefetch_SPM_passes.txt │ ├── PEInstns.bin │ ├── PEInstns.txt │ ├── SPM_read_RF_passes.txt │ ├── SPM_write_RF_passes.txt │ ├── config_PEs.txt │ ├── config_network_controllers.txt │ ├── config_trigger_PEs.txt │ ├── data_manage_SPM.txt │ ├── data_packets_interconnect.txt │ ├── data_packets_interconnect_write_back.txt │ ├── interconnect_info.txt │ └── kernels.txt └── vector_sum ├── arch └── accelerator.txt ├── data ├── golden_op3.txt ├── op1.txt ├── op2.txt └── op3.txt └── kernel ├── DMAC_WB_SPM_passes.txt ├── DMAC_prefetch_SPM_passes.txt ├── PEInstns.bin ├── PEInstns.txt ├── SPM_read_RF_passes.txt ├── SPM_write_RF_passes.txt ├── config_PEs.txt ├── config_network_controllers.txt ├── config_trigger_PEs.txt ├── data_manage_SPM.txt ├── data_packets_interconnect.txt ├── data_packets_interconnect_write_back.txt ├── generate_instns.py ├── interconnect_info.txt └── kernels.txt /.gitignore: -------------------------------------------------------------------------------- 1 | out 2 | tests/matmul 3 | -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/README.md -------------------------------------------------------------------------------- /docs/example1.pptx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/docs/example1.pptx -------------------------------------------------------------------------------- /include/baseAccelSim.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/baseAccelSim.hh -------------------------------------------------------------------------------- /include/controller.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/controller.hh -------------------------------------------------------------------------------- /include/definitions.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/definitions.hh -------------------------------------------------------------------------------- /include/dma.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/dma.hh -------------------------------------------------------------------------------- /include/network.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/network.hh -------------------------------------------------------------------------------- /include/parse.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/parse.hh -------------------------------------------------------------------------------- /include/pe.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/pe.hh -------------------------------------------------------------------------------- /include/scratchpad.hh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/include/scratchpad.hh -------------------------------------------------------------------------------- /out/DiRAC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/out/DiRAC -------------------------------------------------------------------------------- /src/baseAccelSim.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/baseAccelSim.cc -------------------------------------------------------------------------------- /src/controller.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/controller.cc -------------------------------------------------------------------------------- /src/dma.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/dma.cc -------------------------------------------------------------------------------- /src/network.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/network.cc -------------------------------------------------------------------------------- /src/parse.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/parse.cc -------------------------------------------------------------------------------- /src/pe.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/pe.cc -------------------------------------------------------------------------------- /src/scratchpad.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/src/scratchpad.cc -------------------------------------------------------------------------------- /tests/convolution_output_stationary/arch/accelerator.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/arch/accelerator.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/data/golden_op3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/data/golden_op3.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/data/op1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/data/op1.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/data/op2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/data/op2.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/data/op3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/data/op3.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/DMAC_WB_SPM_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/DMAC_WB_SPM_passes.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/DMAC_prefetch_SPM_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/DMAC_prefetch_SPM_passes.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/PEInstns.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/PEInstns.bin -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/PEInstns.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/PEInstns.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/SPM_read_RF_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/SPM_read_RF_passes.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/SPM_write_RF_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/SPM_write_RF_passes.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/config_PEs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/config_PEs.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/config_network_controllers.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/config_network_controllers.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/config_trigger_PEs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/config_trigger_PEs.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/data_manage_SPM.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/data_manage_SPM.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/data_packets_interconnect.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/data_packets_interconnect.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/data_packets_interconnect_write_back.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/data_packets_interconnect_write_back.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/interconnect_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/interconnect_info.txt -------------------------------------------------------------------------------- /tests/convolution_output_stationary/kernel/kernels.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/convolution_output_stationary/kernel/kernels.txt -------------------------------------------------------------------------------- /tests/vector_sum/arch/accelerator.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/arch/accelerator.txt -------------------------------------------------------------------------------- /tests/vector_sum/data/golden_op3.txt: -------------------------------------------------------------------------------- 1 | 50 2 | -------------------------------------------------------------------------------- /tests/vector_sum/data/op1.txt: -------------------------------------------------------------------------------- 1 | 2 2 | 3 3 | 5 4 | 6 5 | 4 6 | 7 7 | 1 8 | 8 9 | 9 10 | 5 11 | -------------------------------------------------------------------------------- /tests/vector_sum/data/op2.txt: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /tests/vector_sum/data/op3.txt: -------------------------------------------------------------------------------- 1 | 50 2 | -------------------------------------------------------------------------------- /tests/vector_sum/kernel/DMAC_WB_SPM_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/DMAC_WB_SPM_passes.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/DMAC_prefetch_SPM_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/DMAC_prefetch_SPM_passes.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/PEInstns.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/PEInstns.bin -------------------------------------------------------------------------------- /tests/vector_sum/kernel/PEInstns.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/PEInstns.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/SPM_read_RF_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/SPM_read_RF_passes.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/SPM_write_RF_passes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/SPM_write_RF_passes.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/config_PEs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/config_PEs.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/config_network_controllers.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/config_network_controllers.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/config_trigger_PEs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/config_trigger_PEs.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/data_manage_SPM.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/data_manage_SPM.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/data_packets_interconnect.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/data_packets_interconnect.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/data_packets_interconnect_write_back.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/data_packets_interconnect_write_back.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/generate_instns.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/generate_instns.py -------------------------------------------------------------------------------- /tests/vector_sum/kernel/interconnect_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/interconnect_info.txt -------------------------------------------------------------------------------- /tests/vector_sum/kernel/kernels.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MPSLab-ASU/DiRAC/HEAD/tests/vector_sum/kernel/kernels.txt --------------------------------------------------------------------------------