├── .gitattributes ├── .gitignore ├── Canny_RISCV ├── .cproject ├── .project ├── Makefile ├── bmp.hpp ├── canny.cpp ├── config.tcl ├── define.hpp ├── gaussian_filter.cpp ├── hysteresis_filter.cpp ├── nonmaximum_suppression.cpp ├── readme.md ├── sobel_filter.cpp ├── toronto.bmp ├── toronto_100x56.bmp └── util.cpp ├── ECC_demo ├── README.md ├── SmartHLS_Project │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── RAM_OP.cpp │ ├── config.tcl │ └── makefile ├── libero_scripts │ ├── TCL_Script_readme.txt │ ├── common.tcl │ ├── script.tcl │ └── src │ │ ├── 1_create_design.tcl │ │ ├── 2_constrain_design.tcl │ │ ├── 4_implement_design.tcl │ │ ├── 5_program_design.tcl │ │ ├── hls_updates.tcl │ │ ├── src_components │ │ ├── RTG4FCCCECALIB_C0.tcl │ │ ├── RTG4FCCC_0.tcl │ │ └── top.tcl │ │ ├── src_constraints │ │ └── io_constraints.pdc │ │ ├── src_hdl │ │ ├── data_register.v │ │ └── hls_control.v │ │ └── uart_regs │ │ ├── LICENSE.txt │ │ ├── generated │ │ ├── instantiation_template.vho │ │ ├── uart_regs.py │ │ └── uart_regs.vhd │ │ └── rtl │ │ ├── uart_regs_backend.vhd │ │ ├── uart_rx.vhd │ │ └── uart_tx.vhd ├── media │ ├── RTG4-Development-Board.avif │ ├── demo_overview.png │ ├── device_manager.png │ ├── flashpro_newproject.png │ ├── flashpro_passed.png │ ├── flashpro_ready.png │ ├── ipynb_gui.png │ ├── ipynb_gui_annotated.png │ ├── libero_cores.png │ ├── libero_design.png │ ├── read_db.png │ ├── read_sb1.png │ ├── read_sb2.png │ ├── smartdebug_db1.png │ ├── smartdebug_db2.png │ ├── smartdebug_design.png │ ├── smartdebug_fpga_array.png │ ├── smartdebug_gui.png │ ├── smartdebug_memory_block.png │ ├── smartdebug_sb.png │ ├── smartdebug_sb2.png │ └── sum.png ├── requirements.txt ├── uart.ipynb └── uart_gui.py ├── LICENSE ├── Libero ├── README.txt ├── libero_generate_job.tcl └── libero_update_hls_core.tcl ├── README.md ├── Training1 ├── Canny │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── bmp.hpp │ ├── canny.cpp │ ├── config.tcl │ ├── define.hpp │ ├── gaussian_filter.cpp │ ├── gf_sw.cpp │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── hf_sw.cpp │ ├── hysteresis_filter.cpp │ ├── nm_sw.cpp │ ├── nonmaximum_suppression.cpp │ ├── sf_sw.cpp │ ├── sobel_filter.cpp │ ├── toronto.bmp │ ├── toronto_100x56.bmp │ └── util.cpp ├── Canny_FIFO_Switch │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── bmp.hpp │ ├── canny.cpp │ ├── config.tcl │ ├── define.hpp │ ├── gaussian_filter.cpp │ ├── gf_sw.cpp │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── hf_sw.cpp │ ├── hysteresis_filter.cpp │ ├── nm_sw.cpp │ ├── nonmaximum_suppression.cpp │ ├── sf_sw.cpp │ ├── sobel_filter.cpp │ ├── toronto.bmp │ ├── toronto_100x56.bmp │ └── util.cpp ├── Gaussian_FIFO_Pipelined │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── bmp.hpp │ ├── config.tcl │ ├── define.hpp │ ├── gaussian_filter.cpp │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── toronto.bmp │ └── toronto_100x56.bmp ├── Gaussian_Memory_Interface │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── bmp.hpp │ ├── config.tcl │ ├── define.hpp │ ├── gaussian_filter.cpp │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── output.bmp │ ├── toronto.bmp │ └── toronto_100x56.bmp ├── Gaussian_Memory_Interface_Pipelined │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── bmp.hpp │ ├── config.tcl │ ├── define.hpp │ ├── gaussian_filter.cpp │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── toronto.bmp │ └── toronto_100x56.bmp ├── Libero │ ├── libero_flow.tcl │ ├── readme.txt │ ├── run_shls_on_examples.ps1 │ ├── run_shls_on_examples.sh │ ├── softconsole │ │ └── Video-MIPI-MIV-RV32IMA-SC64 │ │ │ ├── .cproject │ │ │ ├── .project │ │ │ ├── .settings │ │ │ └── language.settings.xml │ │ │ ├── application │ │ │ ├── delay │ │ │ │ └── msdelay.c │ │ │ ├── hdmi_config │ │ │ │ ├── hdmi_tx.c │ │ │ │ └── hdmi_tx.h │ │ │ ├── imx334_corei2c │ │ │ │ ├── imx334_corei2c.c │ │ │ │ ├── imx334_corei2c.c~ │ │ │ │ └── imx334_corei2c.h │ │ │ └── sincos_funcs │ │ │ │ └── fabric_sincos_mem_init.c │ │ │ ├── drivers │ │ │ ├── CoreGPIO │ │ │ │ ├── core_gpio.c │ │ │ │ ├── core_gpio.h │ │ │ │ └── coregpio_regs.h │ │ │ ├── CoreI2C │ │ │ │ ├── core_i2c.c │ │ │ │ ├── core_i2c.h │ │ │ │ ├── core_smbus_regs.h │ │ │ │ └── i2c_interrupt.c │ │ │ ├── CoreSPI │ │ │ │ ├── core_spi.c │ │ │ │ ├── core_spi.h │ │ │ │ └── corespi_regs.h │ │ │ ├── CoreUARTapb │ │ │ │ ├── core_uart_apb.c │ │ │ │ ├── core_uart_apb.h │ │ │ │ └── coreuartapb_regs.h │ │ │ └── mt25ql01gbbb │ │ │ │ ├── micron1gflash.c │ │ │ │ ├── micron1gflash.h │ │ │ │ ├── mt25ql01gbbb.cggg │ │ │ │ └── mt25ql01gbbb.hhggg │ │ │ ├── filelist │ │ │ ├── CoreGPIO_Driver_TOP_CoreGPIO_Driver_TOP_0.cxf │ │ │ ├── CoreI2C_Driver_TOP_CoreI2C_Driver_TOP_0.cxf │ │ │ ├── CoreSPI_Driver_TOP_CoreSPI_Driver_TOP_0.cxf │ │ │ ├── CoreUARTapb_Driver_TOP_CoreUARTapb_Driver_TOP_0.cxf │ │ │ └── RISCV_HAL_TOP_RISCV_HAL_TOP_0.cxf │ │ │ ├── hal │ │ │ ├── cpu_types.h │ │ │ ├── hal.h │ │ │ ├── hal_assert.h │ │ │ ├── hal_irq.c │ │ │ ├── hw_macros.h │ │ │ ├── hw_reg_access.S │ │ │ └── hw_reg_access.h │ │ │ ├── hw_platform.h │ │ │ ├── main.c │ │ │ └── riscv_hal │ │ │ ├── encoding.h │ │ │ ├── entry.S │ │ │ ├── init.c │ │ │ ├── microsemi-riscv-igloo2.ld │ │ │ ├── microsemi-riscv-ram.ld │ │ │ ├── riscv_hal.c │ │ │ ├── riscv_hal.h │ │ │ ├── riscv_hal_stubs.c │ │ │ ├── riscv_plic.h │ │ │ ├── sample_hw_platform.h │ │ │ └── syscall.c │ └── src │ │ ├── VIDEO_KIT_TOP_recursive.tcl │ │ ├── cfg_and_mem_files │ │ ├── RAM.cfg │ │ ├── SNVM.cfg │ │ ├── imx334_4lane_raw10_1188Mbps_AE.hex │ │ ├── snvm1.mem │ │ └── snvm2_3.mem │ │ ├── components │ │ ├── Bayer_Interpolation_C0.tcl │ │ ├── Bayer_Interpolation_C1.tcl │ │ ├── Bayer_Interpolation_C2.tcl │ │ ├── CAM_IOD_TIP_TOP.tcl │ │ ├── CCC.tcl │ │ ├── COREI2C_C0.tcl │ │ ├── CORERESET_PF_C0.tcl │ │ ├── CORERESET_PF_C1.tcl │ │ ├── CORERESET_PF_C2.tcl │ │ ├── CORERESET_PF_C3.tcl │ │ ├── CORERXIODBITALIGN_C0.tcl │ │ ├── CORERXIODBITALIGN_C1.tcl │ │ ├── CORERXIODBITALIGN_C2.tcl │ │ ├── CORERXIODBITALIGN_C3.tcl │ │ ├── COREUART_C0.tcl │ │ ├── CoreAHBLite_C0.tcl │ │ ├── DDR_Read.tcl │ │ ├── DDR_Read_HDMI_RX.tcl │ │ ├── DDR_Read_HDMI_Rx_4k.tcl │ │ ├── DDR_Read_scale.tcl │ │ ├── DDR_Write.tcl │ │ ├── DDR_Write_HDMI_RX.tcl │ │ ├── Disp_controller.tcl │ │ ├── Display_Controller_C0.tcl │ │ ├── Display_Controller_C1.tcl │ │ ├── HDMI_2p0.tcl │ │ ├── HDMI_RX_C0.tcl │ │ ├── HDMI_TX_C0.tcl │ │ ├── IMX334_IF_TOP.tcl │ │ ├── Image_Enhancement_C0.tcl │ │ ├── Image_Enhancement_C1.tcl │ │ ├── LegUp_Image_Filters.tcl │ │ ├── MIV_RV32IMA_L1_AHB_C0.tcl │ │ ├── Memory_Read.tcl │ │ ├── Memory_Write.tcl │ │ ├── PF_CCC_C0.tcl │ │ ├── PF_CCC_C1.tcl │ │ ├── PF_CCC_C2.tcl │ │ ├── PF_DDR4_C0.tcl │ │ ├── PF_INIT_MONITOR_C0.tcl │ │ ├── PF_IOD_GENERIC_RX_C0.tcl │ │ ├── PF_SRAM_AHBL_AXI_C0.tcl │ │ ├── PF_TX_PLL_C0.tcl │ │ ├── PF_XCVR_ERM_C0.tcl │ │ ├── PF_XCVR_REF_CLK_C0.tcl │ │ ├── PROC_SUBSYSTEM.tcl │ │ ├── Reset.tcl │ │ ├── UART_interface.tcl │ │ ├── VIDEO_KIT_TOP.tcl │ │ ├── Video_arbiter_top.tcl │ │ ├── apb3_if.tcl │ │ ├── ddr_rw_arbiter.tcl │ │ ├── mipicsi2rxdecoderPF_C0.tcl │ │ ├── mux_3_to_1_8bit.tcl │ │ ├── read_top.tcl │ │ ├── switch_3_state_controller_top.tcl │ │ ├── video_fifo.tcl │ │ ├── video_pipelining.tcl │ │ └── write_top.tcl │ │ ├── constraint │ │ ├── user.sdc │ │ ├── user_fp.pdc │ │ └── user_io.pdc │ │ ├── hdl │ │ ├── Canny_FIFO_Switch.v │ │ ├── DDR_read_controller.vhd │ │ ├── DDR_read_controller_HDMI_RX.vhd │ │ ├── DDR_read_controller_HDMI_RX_4k.vhd │ │ ├── DDR_read_controller_scale.vhd │ │ ├── DDR_write_controller.vhd │ │ ├── DDR_write_controller_HDMI_RX.vhd │ │ ├── Gaussian_FIFO_Pipelined.v │ │ ├── MUX_2_to_1.vhd │ │ ├── Mux_3_to_1_8bit.v │ │ ├── PIP_mode.vhd │ │ ├── RGB2YCbCr.v │ │ ├── Switch_State_Controller.v │ │ ├── YCbCr2RGB.v │ │ ├── addr_decoder.vhd │ │ ├── alpha_blend.v │ │ ├── alpha_enable.vhd │ │ ├── apb_wrapper.vhd │ │ ├── axi_lbus_LSRAM_top.v │ │ ├── axi_lbus_corefifo_NstagesSync.v │ │ ├── axi_lbus_corefifo_async.v │ │ ├── axi_lbus_corefifo_fwft.v │ │ ├── axi_lbus_corefifo_grayToBinConv.v │ │ ├── axi_lbus_corefifo_resetSync.v │ │ ├── axi_lbus_corefifo_sync.v │ │ ├── axi_lbus_corefifo_sync_scntr.v │ │ ├── axi_lbus_ram_wrapper.v │ │ ├── binary_to_onehot.v │ │ ├── buffer.vhd │ │ ├── data_packer.vhd │ │ ├── data_packer_HDMI_RX.vhd │ │ ├── data_unpacker.vhd │ │ ├── data_unpacker_HDMI_RX.vhd │ │ ├── data_unpacker_HDMI_RX_4k.vhd │ │ ├── data_unpacker_scale.vhd │ │ ├── ddr_rw_arbiter.v │ │ ├── delay.v │ │ ├── delay_circuit.vhd │ │ ├── fwft_fifo.v │ │ ├── intensity_average.vhd │ │ ├── legup_mult.v │ │ ├── legup_mult_core.v │ │ ├── legup_mult_pipelined.v │ │ ├── plot_mux.vhd │ │ ├── ram2port.vhd │ │ ├── ram_dual_port.v │ │ ├── ram_dual_port_fifo.v │ │ ├── read_demux.vhd │ │ ├── read_mux.vhd │ │ ├── receive_data.vhd │ │ ├── request_scheduler.vhd │ │ ├── selector.vhd │ │ ├── send_data.vhd │ │ ├── synchronizer_circuit.vhd │ │ ├── timer.vhd │ │ ├── video_axi_fifo.v │ │ ├── video_fifo.vhd │ │ ├── write_demux.vhd │ │ └── write_mux.vhd │ │ ├── hdl_source.tcl │ │ └── synplify_options.tcl ├── RGB2YCbCr │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── RGB2YCbCr.cpp │ ├── config.tcl │ └── rtl_solutioncore │ │ ├── Makefile │ │ ├── README │ │ ├── RGB2YCbCr.vhd │ │ ├── RGBtoYCbCr_test.vhd │ │ └── tb.tcl ├── YCbCr2RGB │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── YCbCr2RGB.cpp │ ├── config.tcl │ └── rtl_solutioncore │ │ ├── Makefile │ │ ├── README │ │ ├── YCbCr2RGB.vhd │ │ ├── YCbCrtoRGB_test.vhd │ │ └── tb.tcl ├── alpha_blend │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── alpha_blend.cpp │ ├── config.tcl │ ├── golden_output.bmp │ ├── golden_output_100x56.bmp │ ├── polarfire.bmp │ ├── polarfire_100x56.bmp │ ├── rtl_solutioncore │ │ ├── Makefile │ │ ├── README │ │ ├── rtl │ │ │ ├── Alpha_Blending.v │ │ │ ├── Alpha_blend_control.v │ │ │ └── ramDualPort_alpha.v │ │ ├── tb.tcl │ │ └── tb │ │ │ ├── Alpha_Blending_tb.v │ │ │ ├── Background_RGB.ppm │ │ │ ├── Background_RGB.txt │ │ │ ├── Foreground_RGBA.txt │ │ │ ├── alpha_blended_out.ppm │ │ │ └── alpha_blended_out.txt │ ├── toronto.bmp │ └── toronto_100x56.bmp ├── media │ ├── cross_iteration_dependency_pipeline_viewer.png │ ├── functional_unit_contention_pipeline_viewer.png │ ├── generate_only.png │ ├── image1.png │ ├── image10.png │ ├── image101.png │ ├── image102.jpg │ ├── image103.jpeg │ ├── image104.png │ ├── image105.png │ ├── image106.png │ ├── image107.png │ ├── image108.png │ ├── image109.png │ ├── image11.png │ ├── image110.png │ ├── image111.png │ ├── image112.png │ ├── image113.png │ ├── image114.png │ ├── image115.png │ ├── image116.png │ ├── image117.png │ ├── image118.png │ ├── image119.png │ ├── image12.png │ ├── image120.png │ ├── image121.png │ ├── image122.png │ ├── image123.png │ ├── image124.png │ ├── image125.png │ ├── image126.png │ ├── image127.png │ ├── image128.png │ ├── image129.png │ ├── image13.png │ ├── image130.png │ ├── image131.png │ ├── image132.jpeg │ ├── image133.png │ ├── image134.png │ ├── image135.png │ ├── image136.png │ ├── image137.png │ ├── image139.png │ ├── image14.jpeg │ ├── image141.png │ ├── image142.png │ ├── image143.png │ ├── image144.png │ ├── image145.png │ ├── image146.png │ ├── image147.png │ ├── image148.png │ ├── image149.png │ ├── image15.png │ ├── image150.png │ ├── image153.png │ ├── image16.png │ ├── image17.png │ ├── image18.png │ ├── image19.png │ ├── image2.png │ ├── image20.jpg │ ├── image21.jpeg │ ├── image22.png │ ├── image23.png │ ├── image24.png │ ├── image25.png │ ├── image26.png │ ├── image28.png │ ├── image29.png │ ├── image30.png │ ├── image31.png │ ├── image32.png │ ├── image33.png │ ├── image34.png │ ├── image35.png │ ├── image36.png │ ├── image37.png │ ├── image38.png │ ├── image39.png │ ├── image4.png │ ├── image40.png │ ├── image41.png │ ├── image42.png │ ├── image43.png │ ├── image45.png │ ├── image47.png │ ├── image49.png │ ├── image5.png │ ├── image51.png │ ├── image53.png │ ├── image54.png │ ├── image55.png │ ├── image56.png │ ├── image58.png │ ├── image59.png │ ├── image6.png │ ├── image60.png │ ├── image61.png │ ├── image62.png │ ├── image63.png │ ├── image64.png │ ├── image65.png │ ├── image66.png │ ├── image67.png │ ├── image68.png │ ├── image69.png │ ├── image7.png │ ├── image70.png │ ├── image71.png │ ├── image72.png │ ├── image73.png │ ├── image74.png │ ├── image75.png │ ├── image76.png │ ├── image77.png │ ├── image78.png │ ├── image79.png │ ├── image80.png │ ├── image81.png │ ├── image82.png │ ├── image83.png │ ├── image84.png │ ├── image85.png │ ├── image86.png │ ├── image87.png │ ├── image88.png │ ├── image89.png │ ├── image9.png │ ├── image90.png │ ├── image91.png │ ├── image92.png │ ├── image93.png │ ├── image95.png │ ├── image96.png │ ├── image98.png │ ├── image99.png │ ├── iteration_1_alpha_blend_pipeline_viewer.png │ ├── libero_execute_script.png │ ├── memory_contention_pipeline_viewer.png │ ├── quick_start_card_output.png │ └── steady_state_alpha_blend_pipeline_viewer.png ├── pipeline_hazards │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── config.tcl │ └── pipeline_hazards.cpp └── readme.md ├── Training2 ├── Libero │ ├── libero_flow.tcl │ ├── predictions.mem │ ├── readme.txt │ ├── run_shls_on_examples.ps1 │ ├── run_shls_on_examples.sh │ ├── softconsole │ │ └── Video-MIPI-MIV-RV32IMA-SC64 │ │ │ ├── .cproject │ │ │ ├── .project │ │ │ ├── .settings │ │ │ └── language.settings.xml │ │ │ ├── application │ │ │ ├── delay │ │ │ │ └── msdelay.c │ │ │ ├── hdmi_config │ │ │ │ ├── hdmi_tx.c │ │ │ │ └── hdmi_tx.h │ │ │ ├── imx334_corei2c │ │ │ │ ├── imx334_corei2c.c │ │ │ │ ├── imx334_corei2c.c~ │ │ │ │ └── imx334_corei2c.h │ │ │ └── sincos_funcs │ │ │ │ └── fabric_sincos_mem_init.c │ │ │ ├── drivers │ │ │ ├── CoreGPIO │ │ │ │ ├── core_gpio.c │ │ │ │ ├── core_gpio.h │ │ │ │ └── coregpio_regs.h │ │ │ ├── CoreI2C │ │ │ │ ├── core_i2c.c │ │ │ │ ├── core_i2c.h │ │ │ │ ├── core_smbus_regs.h │ │ │ │ └── i2c_interrupt.c │ │ │ ├── CoreSPI │ │ │ │ ├── core_spi.c │ │ │ │ ├── core_spi.h │ │ │ │ └── corespi_regs.h │ │ │ ├── CoreUARTapb │ │ │ │ ├── core_uart_apb.c │ │ │ │ ├── core_uart_apb.h │ │ │ │ └── coreuartapb_regs.h │ │ │ └── mt25ql01gbbb │ │ │ │ ├── micron1gflash.c │ │ │ │ ├── micron1gflash.h │ │ │ │ ├── mt25ql01gbbb.cggg │ │ │ │ └── mt25ql01gbbb.hhggg │ │ │ ├── filelist │ │ │ ├── CoreGPIO_Driver_TOP_CoreGPIO_Driver_TOP_0.cxf │ │ │ ├── CoreI2C_Driver_TOP_CoreI2C_Driver_TOP_0.cxf │ │ │ ├── CoreSPI_Driver_TOP_CoreSPI_Driver_TOP_0.cxf │ │ │ ├── CoreUARTapb_Driver_TOP_CoreUARTapb_Driver_TOP_0.cxf │ │ │ └── RISCV_HAL_TOP_RISCV_HAL_TOP_0.cxf │ │ │ ├── hal │ │ │ ├── cpu_types.h │ │ │ ├── hal.h │ │ │ ├── hal_assert.h │ │ │ ├── hal_irq.c │ │ │ ├── hw_macros.h │ │ │ ├── hw_reg_access.S │ │ │ └── hw_reg_access.h │ │ │ ├── hw_platform.h │ │ │ ├── main.c │ │ │ └── riscv_hal │ │ │ ├── encoding.h │ │ │ ├── entry.S │ │ │ ├── init.c │ │ │ ├── microsemi-riscv-igloo2.ld │ │ │ ├── microsemi-riscv-ram.ld │ │ │ ├── riscv_hal.c │ │ │ ├── riscv_hal.h │ │ │ ├── riscv_hal_stubs.c │ │ │ ├── riscv_plic.h │ │ │ ├── sample_hw_platform.h │ │ │ └── syscall.c │ └── src │ │ ├── VIDEO_KIT_TOP_recursive.tcl │ │ ├── cfg_and_mem_files │ │ ├── RAM.cfg │ │ ├── SNVM.cfg │ │ ├── imx334_4lane_raw10_1188Mbps_AE.hex │ │ ├── snvm1.mem │ │ └── snvm2_3.mem │ │ ├── components │ │ ├── Bayer_Interpolation_C0.tcl │ │ ├── Bayer_Interpolation_C1.tcl │ │ ├── CAM_IOD_TIP_TOP.tcl │ │ ├── CCC.tcl │ │ ├── COREI2C_C0.tcl │ │ ├── CORERESET_PF_C1.tcl │ │ ├── CORERESET_PF_C2.tcl │ │ ├── CORERESET_PF_C3.tcl │ │ ├── CORERXIODBITALIGN_C0.tcl │ │ ├── CORERXIODBITALIGN_C1.tcl │ │ ├── CORERXIODBITALIGN_C2.tcl │ │ ├── CORERXIODBITALIGN_C3.tcl │ │ ├── COREUART_C0.tcl │ │ ├── ClassifierPipeline_top.tcl │ │ ├── CoreAHBLite_C0.tcl │ │ ├── DDR_Read.tcl │ │ ├── DDR_Read_scale.tcl │ │ ├── DDR_Write.tcl │ │ ├── Disp_controller.tcl │ │ ├── Display_Controller_C0.tcl │ │ ├── IMX334_IF_TOP.tcl │ │ ├── Image_Enhancement_C0.tcl │ │ ├── MIV_RV32IMA_L1_AHB_C0.tcl │ │ ├── Memory_Read.tcl │ │ ├── Memory_Write.tcl │ │ ├── PF_CCC_C0.tcl │ │ ├── PF_CCC_C1.tcl │ │ ├── PF_CCC_C2.tcl │ │ ├── PF_DDR4_C0.tcl │ │ ├── PF_INIT_MONITOR_C0.tcl │ │ ├── PF_IOD_GENERIC_RX_C0.tcl │ │ ├── PF_SRAM_AHBL_AXI_C0.tcl │ │ ├── PROC_SUBSYSTEM.tcl │ │ ├── RGB2YCbCr_legup_top.tcl │ │ ├── Reset.tcl │ │ ├── UART_interface.tcl │ │ ├── VIDEO_KIT_TOP.tcl │ │ ├── Video_arbiter_top.tcl │ │ ├── apb3_if.tcl │ │ ├── ddr_rw_arbiter.tcl │ │ ├── mipicsi2rxdecoderPF_C0.tcl │ │ ├── read_top.tcl │ │ ├── video_pipelining.tcl │ │ └── write_top.tcl │ │ ├── constraint │ │ ├── user.sdc │ │ ├── user_fp.pdc │ │ └── user_io.pdc │ │ ├── hdl │ │ ├── DDR_read_controller.vhd │ │ ├── DDR_read_controller_scale.vhd │ │ ├── DDR_write_controller.vhd │ │ ├── PIP_mode.vhd │ │ ├── RGB2YCbCr.v │ │ ├── WRITE_RAM.vhd │ │ ├── addr_decoder.vhd │ │ ├── alpha_blend.v │ │ ├── alpha_enable.vhd │ │ ├── apb_wrapper.vhd │ │ ├── axi_lbus_LSRAM_top.v │ │ ├── axi_lbus_corefifo_NstagesSync.v │ │ ├── axi_lbus_corefifo_async.v │ │ ├── axi_lbus_corefifo_fwft.v │ │ ├── axi_lbus_corefifo_grayToBinConv.v │ │ ├── axi_lbus_corefifo_resetSync.v │ │ ├── axi_lbus_corefifo_sync.v │ │ ├── axi_lbus_corefifo_sync_scntr.v │ │ ├── axi_lbus_ram_wrapper.v │ │ ├── buffer.vhd │ │ ├── bus_inverter.v │ │ ├── custom_wrapper.v │ │ ├── data_packer.vhd │ │ ├── data_receiver_fifo.v │ │ ├── data_unpacker.vhd │ │ ├── data_unpacker_shift.vhd │ │ ├── ddr_rw_arbiter.v │ │ ├── delay_circuit.vhd │ │ ├── digit_recognition.v │ │ ├── fwft_fifo.v │ │ ├── intensity_average.vhd │ │ ├── legup_mult.v │ │ ├── legup_mult_core.v │ │ ├── legup_mult_pipelined.v │ │ ├── legup_register.v │ │ ├── pip_display_controller.v │ │ ├── plot_mux.vhd │ │ ├── ram2port.vhd │ │ ├── ramDualPort.vhd │ │ ├── ram_dual_port.v │ │ ├── ram_dual_port_fifo.v │ │ ├── ram_single_port.v │ │ ├── read_demux.vhd │ │ ├── read_mux.vhd │ │ ├── receive_data.vhd │ │ ├── request_scheduler.vhd │ │ ├── rgb_scale.vhd │ │ ├── rom_single_port.v │ │ ├── rom_single_port_h.v │ │ ├── selector.vhd │ │ ├── send_data.vhd │ │ ├── synchronizer_circuit.vhd │ │ ├── timer.vhd │ │ ├── video_axi_fifo.v │ │ ├── video_fifo.vhd │ │ ├── write_demux.vhd │ │ └── write_mux.vhd │ │ ├── hdl_source.tcl │ │ └── synplify_options.tcl ├── digit_recognition │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── config.tcl │ ├── custom_tb.v │ ├── custom_wrapper.v │ ├── defines.h │ ├── digit_recognition.cpp │ ├── digit_recognition.h │ ├── test_images.h │ ├── test_images.mem │ ├── test_main.cpp │ └── weights.h ├── digit_recognition_dataflow │ ├── defines.h │ ├── digit_recognition.cpp │ ├── digit_recognition.h │ ├── test_images.h │ ├── test_images.mem │ ├── test_main.cpp │ └── weights.h ├── digit_recognition_sw │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── config.tcl │ ├── defines.h │ ├── digit_recognition.cpp │ ├── digit_recognition.h │ ├── test_images.h │ ├── test_main.cpp │ └── weights.h ├── instruction_level_parallelism │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── config.tcl │ └── instruction_level_parallelism.cpp ├── media │ ├── diamond.png │ ├── generate_only.png │ ├── image1.png │ ├── image100.png │ ├── image101.png │ ├── image102.png │ ├── image103.jpeg │ ├── image104.png │ ├── image105.png │ ├── image11.png │ ├── image12.png │ ├── image13.png │ ├── image14.png │ ├── image15.png │ ├── image16.png │ ├── image18.png │ ├── image19.png │ ├── image2.png │ ├── image20.png │ ├── image21.png │ ├── image22.png │ ├── image23.png │ ├── image24.png │ ├── image25.png │ ├── image26.png │ ├── image27.png │ ├── image28.png │ ├── image29.png │ ├── image3.png │ ├── image30.png │ ├── image31.png │ ├── image32.png │ ├── image33.png │ ├── image34.png │ ├── image35.png │ ├── image36.png │ ├── image37.png │ ├── image38.png │ ├── image39.png │ ├── image40.png │ ├── image41.png │ ├── image42.png │ ├── image43.png │ ├── image44.png │ ├── image45.png │ ├── image46.png │ ├── image47.png │ ├── image48.png │ ├── image49.png │ ├── image50.png │ ├── image51.png │ ├── image52.png │ ├── image53.png │ ├── image54.png │ ├── image55.png │ ├── image56.png │ ├── image57.png │ ├── image58.png │ ├── image59.png │ ├── image60.png │ ├── image61.png │ ├── image62.png │ ├── image63.png │ ├── image64.png │ ├── image65.png │ ├── image67.png │ ├── image68.png │ ├── image70.png │ ├── image71.png │ ├── image72.png │ ├── image74.png │ ├── image76.png │ ├── image78.png │ ├── image80.png │ ├── image81.png │ ├── image82.png │ ├── image84.png │ ├── image85.png │ ├── image86.png │ ├── image88.png │ ├── image89.png │ ├── image9.png │ ├── image90.png │ ├── image91.png │ ├── image92.png │ ├── image93.png │ ├── image94.png │ ├── image95.png │ ├── image98.png │ ├── image99.png │ └── libero_execute_script.png ├── producer_consumer │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── config.tcl │ ├── custom_tb.v │ └── producer_consumer.cpp ├── producer_consumer_cosim │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── config.tcl │ └── producer_consumer.cpp └── readme.md ├── Training3 ├── Libero │ ├── libero_flow.tcl │ ├── readme.txt │ ├── rotozoom_readme.txt │ ├── run_shls_on_examples.ps1 │ ├── run_shls_on_examples.sh │ ├── softconsole │ │ ├── RV32_simple_gpio │ │ │ ├── .cproject │ │ │ ├── .main.c.un~ │ │ │ ├── .project │ │ │ ├── .settings │ │ │ │ ├── language.settings.xml │ │ │ │ └── org.eclipse.cdt.core.prefs │ │ │ ├── Debug │ │ │ │ ├── RV32_simple_gpio.elf │ │ │ │ ├── RV32_simple_gpio.hex │ │ │ │ ├── RV32_simple_gpio.map │ │ │ │ ├── application │ │ │ │ │ └── hdmi_config │ │ │ │ │ │ ├── hdmi_tx.d │ │ │ │ │ │ ├── hdmi_tx.o │ │ │ │ │ │ └── subdir.mk │ │ │ │ ├── drivers │ │ │ │ │ ├── CoreGPIO │ │ │ │ │ │ ├── core_gpio.d │ │ │ │ │ │ ├── core_gpio.o │ │ │ │ │ │ └── subdir.mk │ │ │ │ │ ├── CoreI2C │ │ │ │ │ │ ├── core_i2c.d │ │ │ │ │ │ ├── core_i2c.o │ │ │ │ │ │ ├── i2c_interrupt.d │ │ │ │ │ │ ├── i2c_interrupt.o │ │ │ │ │ │ └── subdir.mk │ │ │ │ │ └── CoreUARTapb │ │ │ │ │ │ ├── core_uart_apb.d │ │ │ │ │ │ ├── core_uart_apb.o │ │ │ │ │ │ └── subdir.mk │ │ │ │ ├── hal │ │ │ │ │ ├── hal_irq.d │ │ │ │ │ ├── hal_irq.o │ │ │ │ │ ├── hw_reg_access.d │ │ │ │ │ ├── hw_reg_access.o │ │ │ │ │ └── subdir.mk │ │ │ │ ├── main.d │ │ │ │ ├── main.o │ │ │ │ ├── makefile │ │ │ │ ├── objects.mk │ │ │ │ ├── riscv_hal │ │ │ │ │ ├── entry.d │ │ │ │ │ ├── entry.o │ │ │ │ │ ├── init.d │ │ │ │ │ ├── init.o │ │ │ │ │ ├── riscv_hal.d │ │ │ │ │ ├── riscv_hal.o │ │ │ │ │ ├── riscv_hal_stubs.d │ │ │ │ │ ├── riscv_hal_stubs.o │ │ │ │ │ ├── subdir.mk │ │ │ │ │ ├── syscall.d │ │ │ │ │ └── syscall.o │ │ │ │ ├── sources.mk │ │ │ │ └── subdir.mk │ │ │ ├── RV32_simple_gpio Debug.launch │ │ │ ├── SinCosTables.h │ │ │ ├── application │ │ │ │ └── hdmi_config │ │ │ │ │ ├── hdmi_tx.c │ │ │ │ │ └── hdmi_tx.h │ │ │ ├── drivers │ │ │ │ ├── CoreGPIO │ │ │ │ │ ├── core_gpio.c │ │ │ │ │ ├── core_gpio.h │ │ │ │ │ └── coregpio_regs.h │ │ │ │ ├── CoreI2C │ │ │ │ │ ├── core_i2c.c │ │ │ │ │ ├── core_i2c.h │ │ │ │ │ ├── core_smbus_regs.h │ │ │ │ │ └── i2c_interrupt.c │ │ │ │ └── CoreUARTapb │ │ │ │ │ ├── core_uart_apb.c │ │ │ │ │ ├── core_uart_apb.h │ │ │ │ │ └── coreuartapb_regs.h │ │ │ ├── hal │ │ │ │ ├── cpu_types.h │ │ │ │ ├── hal.h │ │ │ │ ├── hal_assert.h │ │ │ │ ├── hal_irq.c │ │ │ │ ├── hw_macros.h │ │ │ │ ├── hw_reg_access.S │ │ │ │ └── hw_reg_access.h │ │ │ ├── hw_platform.h │ │ │ ├── main.c │ │ │ ├── main.c~ │ │ │ └── riscv_hal │ │ │ │ ├── encoding.h │ │ │ │ ├── entry.S │ │ │ │ ├── init.c │ │ │ │ ├── microsemi-riscv-igloo2.ld │ │ │ │ ├── microsemi-riscv-ram.ld │ │ │ │ ├── riscv_hal.c │ │ │ │ ├── riscv_hal.h │ │ │ │ ├── riscv_hal_stubs.c │ │ │ │ ├── riscv_plic.h │ │ │ │ ├── sample_hw_platform.h │ │ │ │ └── syscall.c │ │ └── RemoteSystemsTempFiles │ │ │ └── .project │ └── src │ │ ├── TOP_recursive.tcl │ │ ├── cfg_and_mem_files │ │ ├── RAM.cfg │ │ ├── RV32_simple_gpio.hex │ │ ├── SNVM.cfg │ │ ├── TOP_init_stage_1_snvm.mem │ │ ├── TOP_init_stage_2_3_snvm.mem │ │ ├── TOP_uic.bin │ │ ├── lena_8Bit_Greyscale_512x512.hex │ │ └── spiflash.cfg │ │ ├── components │ │ ├── CLOCK_RESET.tcl │ │ ├── COREAXI4INTERCONNECT_C0.tcl │ │ ├── COREAXI4INTERCONNECT_C1.tcl │ │ ├── COREAXITOAXICONNECT_C1.tcl │ │ ├── COREFIFO_C0.tcl │ │ ├── COREI2C_C0.tcl │ │ ├── COREJTAGDEBUG_C0.tcl │ │ ├── CORERESET_PF_C0.tcl │ │ ├── CPU_SYS.tcl │ │ ├── CoreAPB3_C0.tcl │ │ ├── CoreGPIO_C0.tcl │ │ ├── CoreUARTapb_C0.tcl │ │ ├── DISPLAY_CONTROLLER.tcl │ │ ├── LEGUP_PROCESSING.tcl │ │ ├── MIV_RAM_64K.tcl │ │ ├── MIV_RV32_C0.tcl │ │ ├── PF_CCC_C0.tcl │ │ ├── PF_CCC_C1.tcl │ │ ├── PF_DDR4_C0.tcl │ │ ├── PF_INIT_MONITOR_C0.tcl │ │ ├── TOP.tcl │ │ ├── counter.tcl │ │ └── delay_chain.tcl │ │ ├── constraint │ │ ├── user.sdc │ │ ├── user_fp.pdc │ │ └── user_io.pdc │ │ ├── hdl │ │ ├── DDR_read_controller.vhd │ │ ├── DDR_read_controller_scale.vhd │ │ ├── DDR_write_controller.vhd │ │ ├── PIP_mode.vhd │ │ ├── RGB2YCbCr.v │ │ ├── WRITE_RAM.vhd │ │ ├── addr_decoder.vhd │ │ ├── alpha_blend.v │ │ ├── alpha_enable.vhd │ │ ├── apb_wrapper.vhd │ │ ├── axi_lbus_LSRAM_top.v │ │ ├── axi_lbus_corefifo_NstagesSync.v │ │ ├── axi_lbus_corefifo_async.v │ │ ├── axi_lbus_corefifo_fwft.v │ │ ├── axi_lbus_corefifo_grayToBinConv.v │ │ ├── axi_lbus_corefifo_resetSync.v │ │ ├── axi_lbus_corefifo_sync.v │ │ ├── axi_lbus_corefifo_sync_scntr.v │ │ ├── axi_lbus_ram_wrapper.v │ │ ├── buffer.vhd │ │ ├── bus_inverter.v │ │ ├── counter.v │ │ ├── custom_wrapper.v │ │ ├── data_packer.vhd │ │ ├── data_receiver_fifo.v │ │ ├── data_unpacker.vhd │ │ ├── data_unpacker_shift.vhd │ │ ├── ddr_rw_arbiter.v │ │ ├── delay_chain.v │ │ ├── delay_circuit.vhd │ │ ├── digit_recognition.v │ │ ├── fwft_fifo.v │ │ ├── intensity_average.vhd │ │ ├── legup_mult.v │ │ ├── legup_mult_core.v │ │ ├── legup_mult_pipelined.v │ │ ├── legup_register.v │ │ ├── pattern_vg.v │ │ ├── pip_display_controller.v │ │ ├── plot_mux.vhd │ │ ├── ram2port.vhd │ │ ├── ramDualPort.vhd │ │ ├── ram_dual_port.v │ │ ├── ram_dual_port_fifo.v │ │ ├── ram_single_port.v │ │ ├── read_demux.vhd │ │ ├── read_mux.vhd │ │ ├── receive_data.vhd │ │ ├── request_scheduler.vhd │ │ ├── rgb_scale.vhd │ │ ├── rom_single_port.v │ │ ├── rom_single_port_h.v │ │ ├── selector.vhd │ │ ├── send_data.vhd │ │ ├── signal_synchronizer.v │ │ ├── sync_vg.v │ │ ├── synchronizer_circuit.vhd │ │ ├── texture_mapper.v │ │ ├── texture_mapper_data_receiver_fifo.v │ │ ├── texture_mapper_div_signed.v │ │ ├── texture_mapper_div_unsigned.v │ │ ├── texture_mapper_fwft_fifo.v │ │ ├── texture_mapper_hls_register.v │ │ ├── texture_mapper_legup_divider.v │ │ ├── texture_mapper_legup_mult.v │ │ ├── texture_mapper_legup_mult_core.v │ │ ├── texture_mapper_legup_mult_pipelined.v │ │ ├── texture_mapper_ram_dual_port.v │ │ ├── texture_mapper_ram_dual_port_fifo.v │ │ ├── timer.vhd │ │ ├── top_sync_vg_pattern.v │ │ ├── video_axi_fifo.v │ │ ├── video_fifo.vhd │ │ ├── wide_mult_axi.v │ │ ├── wide_mult_axi_hls_register.v │ │ ├── wide_mult_axi_legup_mult.v │ │ ├── wide_mult_axi_legup_mult_core.v │ │ ├── wide_mult_axi_legup_mult_pipelined.v │ │ ├── wide_mult_axi_mem_controller_register.v │ │ ├── write_demux.vhd │ │ └── write_mux.vhd │ │ ├── hdl_source.tcl │ │ └── synplify_options.tcl ├── media │ ├── edit_fabric_ram_initialization.png │ ├── generate_only.png │ ├── image1.png │ ├── image11.png │ ├── image12.png │ ├── image13.png │ ├── image14.png │ ├── image15.png │ ├── image17.png │ ├── image19.png │ ├── image2.png │ ├── image20.png │ ├── image21.png │ ├── image22.png │ ├── image23.png │ ├── image24.png │ ├── image25.png │ ├── image26.png │ ├── image27.png │ ├── image28.png │ ├── image29.png │ ├── image3.png │ ├── image32.png │ ├── image33.png │ ├── image34.png │ ├── image35.png │ ├── image36.png │ ├── image37.png │ ├── image41.png │ ├── image42.png │ ├── image43.png │ ├── image44.png │ ├── image45.png │ ├── image46.png │ ├── image47.png │ ├── image48.png │ ├── image49.png │ ├── image50.png │ ├── image51.png │ ├── image52.png │ ├── image53.png │ ├── image55.png │ ├── image56.png │ ├── image57.png │ ├── image58.png │ ├── image59.png │ ├── image60.png │ ├── image61.png │ ├── image62.png │ ├── image63.png │ ├── image64.png │ ├── image65.png │ ├── image66.png │ ├── image67.png │ ├── image68.png │ ├── image69.png │ ├── image70.png │ ├── image71.png │ ├── image72.png │ ├── image73.png │ ├── image74.png │ ├── image75.png │ ├── image76.png │ ├── image77.png │ ├── image78.png │ ├── image79.png │ ├── image80.png │ ├── image81.png │ ├── image82.png │ ├── image83.png │ ├── image84.png │ ├── image85.png │ ├── image86.png │ ├── image87.png │ ├── image9.png │ ├── libero_execute_script.png │ ├── read_channel_architecture.png │ ├── shls_configure_tool_paths.png │ └── write_channel_architecture.png ├── readme.md ├── texture_mapper │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── axi4_target.h │ ├── config.tcl │ └── texture_mapper.cpp ├── wide_mult │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── WideMultTopPf_Tb.sv │ ├── config.tcl │ ├── custom_config.tcl │ └── wide_mult.cpp ├── wide_mult_axi │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── axi4_target.h │ ├── config.tcl │ ├── initiator_layout.txt │ ├── sc_main_c │ └── wide_mult_axi.cpp ├── wide_mult_axi_target │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── axi4_target.h │ ├── config.tcl │ ├── initiator_layout.txt │ └── wide_mult_axi.cpp ├── wide_mult_axi_target_template │ ├── .cproject │ ├── .project │ ├── .settings │ │ ├── language.settings.xml │ │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── axi4_target.h │ ├── config.tcl │ ├── initiator_layout.txt │ └── wide_mult_axi.cpp └── wide_mult_template │ ├── .cproject │ ├── .project │ ├── .settings │ ├── language.settings.xml │ └── legup.project.preferences.prefs │ ├── Makefile │ ├── WideMultTopPf_Tb.sv │ ├── config.tcl │ └── wide_mult.cpp ├── Training4 ├── icicle-kit-reference-design │ ├── LICENSE.md │ ├── MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl │ ├── Readme.md │ ├── XML │ │ ├── MPFS_Icicle_MSS_Baremetal.xml │ │ ├── MPFS_Icicle_MSS_Baremetal_I2C_Loopback.xml │ │ ├── MPFS_Icicle_MSS_Baremetal_SPI_Loopback.xml │ │ ├── MPFS_Icicle_MSS_Linux_I2C_Loopback_cfg.xml │ │ ├── MPFS_Icicle_MSS_Linux_SPI_Loopback_cfg.xml │ │ └── MPFS_Icicle_MSS_Linux_cfg.xml │ ├── diagrams │ │ ├── IHC_SUBSYSTEM_block_diagram.svg │ │ └── block_diagram.svg │ └── script_support │ │ ├── MPFS_ICICLE_KIT_BASE_DESIGN_recursive.tcl │ │ ├── MPFS_ICICLE_MSS_linux.cfg │ │ ├── additional_configurations │ │ ├── functions.tcl │ │ └── smarthls │ │ │ ├── DMA_INITIATOR.mod.tcl │ │ │ ├── FIC0_INITIATOR.mod.tcl │ │ │ ├── compile_and_integrate_shls_to_refdesign.tcl │ │ │ ├── invert_and_threshold │ │ │ ├── .cproject │ │ │ ├── .project │ │ │ ├── .settings │ │ │ │ ├── language.settings.xml │ │ │ │ └── legup.project.preferences.prefs │ │ │ ├── Makefile │ │ │ ├── Makefile.user │ │ │ ├── bmp.h │ │ │ ├── compile_sw.shls.ps1 │ │ │ ├── compile_sw.shls.sh │ │ │ ├── config.tcl │ │ │ ├── config_pfsoc_ref.tcl │ │ │ ├── main_variations │ │ │ │ ├── main.cpu_usage.cpp │ │ │ │ ├── main.fifo.cpp │ │ │ │ ├── main.hls_driver.cpp │ │ │ │ ├── main.non-blocking.cpp │ │ │ │ └── main.simple.cpp │ │ │ ├── run_sw.shls.ps1 │ │ │ ├── run_sw.shls.sh │ │ │ └── toronto.bmp │ │ │ ├── pre_hls_integration.tcl │ │ │ ├── run_libero.ps1 │ │ │ └── run_libero.sh │ │ ├── components │ │ ├── APB_ARBITER.tcl │ │ ├── APB_PASS_THROUGH.tcl │ │ ├── AXI_ADDRESS_SHIM.tcl │ │ ├── CLK_DIV.tcl │ │ ├── CLOCKS_AND_RESETS.tcl │ │ ├── COREI2C_C0.tcl │ │ ├── CORERESET.tcl │ │ ├── CORE_I2C_C0_0_WRAPPER.tcl │ │ ├── CoreUARTapb_C0.tcl │ │ ├── DMA_CONTROLLER.tcl │ │ ├── DMA_INITIATOR.tcl │ │ ├── FIC0_INITIATOR.tcl │ │ ├── FIC_0_PERIPHERALS.tcl │ │ ├── FIC_1_INITIATOR.tcl │ │ ├── FIC_1_PERIPHERALS.tcl │ │ ├── FIC_3_0x4000_0xxx.tcl │ │ ├── FIC_3_0x4FFF_Fxxx.tcl │ │ ├── FIC_3_0x4xxx_xxxx.tcl │ │ ├── FIC_3_ADDRESS_GENERATION.tcl │ │ ├── FIC_3_PERIPHERALS.tcl │ │ ├── GLITCHLESS_MUX.tcl │ │ ├── GPIO.tcl │ │ ├── IHC_APB.tcl │ │ ├── IHC_SUBSYSTEM.tcl │ │ ├── INIT_MONITOR.tcl │ │ ├── MIV_IHCC.tcl │ │ ├── MIV_IHCIA.tcl │ │ ├── MPFS_ICICLE_KIT_BASE_DESIGN.tcl │ │ ├── MSS_LSRAM.tcl │ │ ├── MSS_WRAPPER.tcl │ │ ├── OSCILLATOR_160MHz.tcl │ │ ├── PCIE_INITIATOR.tcl │ │ ├── PCIE_REF_CLK.tcl │ │ ├── PF_CCC_C0.tcl │ │ ├── PF_PCIE_C0.tcl │ │ ├── RECONFIGURATION_INTERFACE.tcl │ │ ├── TRANSMIT_PLL.tcl │ │ ├── corepwm_C0.tcl │ │ └── fabric_sd_emmc_demux_select.tcl │ │ ├── constraints │ │ ├── CCC.pdc │ │ ├── ICICLE.pdc │ │ ├── ICICLE_CAN0.pdc │ │ ├── ICICLE_I2C_LOOPBACK.pdc │ │ ├── ICICLE_MAC.pdc │ │ ├── ICICLE_MIKROBUS.pdc │ │ ├── ICICLE_MMUART0.pdc │ │ ├── ICICLE_MMUART1.pdc │ │ ├── ICICLE_MMUART2.pdc │ │ ├── ICICLE_MMUART3.pdc │ │ ├── ICICLE_PCIE.pdc │ │ ├── ICICLE_RPi.pdc │ │ ├── ICICLE_RPi_MICRON_QSPI.pdc │ │ ├── ICICLE_SDIO.pdc │ │ ├── ICICLE_SPI_LOOPBACK.pdc │ │ ├── ICICLE_USB.pdc │ │ ├── NW_PLL.pdc │ │ └── fic_clocks.sdc │ │ ├── hdl │ │ ├── APB_PASS_THROUGH.v │ │ ├── AXI4_STREAM_DATA_GENERATOR │ │ │ ├── AXI4_STREAM_DATA_GENERATOR.v │ │ │ ├── AXI4_STREAM_DATA_GENERATOR_ABP_Reg.v │ │ │ ├── AXI4_STREAM_DATA_GENERATOR_FSM.v │ │ │ └── AXI4_STREAM_DATA_GENERATOR_gen.v │ │ ├── AXI4_address_shim.v │ │ ├── apb_arbiter.v │ │ ├── fabric_sd_emmc_demux_select.v │ │ ├── miv_ihcc.v │ │ ├── miv_ihcc_ctrl.v │ │ ├── miv_ihcc_irqs.v │ │ ├── miv_ihcc_mem.v │ │ └── miv_ihcia.v │ │ ├── hdl_source.tcl │ │ └── simulation │ │ ├── ICICLE_MSS_PFSOC_MSS_FIC0_user.bfm │ │ ├── ICICLE_MSS_PFSOC_MSS_FIC3_user.bfm │ │ ├── Test_bench.tcl │ │ └── Wave.do ├── media │ ├── custom_flow.drawio.png │ ├── image1.png │ ├── image11.png │ ├── image12.png │ ├── image13.png │ ├── image14.png │ ├── image15.png │ ├── image16.png │ ├── image17.png │ ├── image18.png │ ├── image19.png │ ├── image2.png │ ├── image20.png │ ├── image21.png │ ├── image23.png │ ├── image24.png │ ├── image26.png │ ├── image27.png │ ├── image28.png │ ├── image29.png │ ├── image3.png │ ├── image30.png │ ├── image31.png │ ├── image32.png │ ├── image33.png │ ├── image34.png │ ├── image36.png │ ├── image37.png │ ├── image38.png │ ├── image39.png │ ├── image40.png │ ├── image41.png │ ├── image42.png │ ├── image43.png │ ├── image44.png │ ├── image45.png │ ├── image46.png │ ├── image47.png │ ├── image48.png │ ├── image49.png │ ├── image50.png │ ├── image51.png │ ├── image52.png │ ├── image53.png │ ├── image54.png │ ├── image55.png │ ├── image56.png │ ├── image57.png │ ├── image58.png │ ├── image59.png │ ├── image6.png │ ├── image60.png │ ├── image61.png │ ├── image62.png │ ├── image63.png │ ├── image64.png │ ├── image65.png │ ├── image66.png │ ├── image67.png │ ├── image68.png │ ├── image69.png │ ├── image7.png │ ├── image71.png │ ├── image72.png │ ├── image73.png │ ├── image74.png │ ├── image75.png │ ├── image76.png │ ├── image77.png │ ├── image78.png │ ├── image79.png │ ├── image8.png │ └── shls_configure_tool_paths.png ├── readme.md └── vector_add_soc │ ├── Makefile │ ├── config.tcl │ └── vector_add_soc.cpp ├── auto_instrument ├── Makefile ├── README.md ├── assets │ ├── auto_instrumentation_flow.drawio.png │ ├── empty_signals_delay_0.png │ ├── empty_signals_delay_1.png │ ├── example_design.drawio.png │ ├── fifo_monitoring_delays_20_40_80_160.png │ ├── fifo_monitoring_delays_220_20_150_80.png │ ├── fifo_monitoring_executable_not_running.png │ ├── identify_gui.png │ ├── identify_gui_connect.png │ ├── identify_gui_setup.png │ ├── local_remote.drawio.png │ ├── usedw_delay_12.png │ ├── wave_template_grouping.png │ └── write_data.png ├── config.tcl └── main.cpp ├── axi_initiator ├── .cproject ├── .project ├── .settings │ ├── language.settings.xml │ └── legup.project.preferences.prefs ├── Makefile ├── README.md ├── axi_initiator.cpp └── config.tcl ├── axi_target ├── .cproject ├── .project ├── .settings │ ├── language.settings.xml │ └── legup.project.preferences.prefs ├── Makefile ├── Makefile.user ├── README.md ├── axi_target.cpp ├── axi_target.h └── config.tcl ├── fp_mult ├── .cproject ├── .project ├── .settings │ ├── language.settings.xml │ └── legup.project.preferences.prefs ├── Makefile ├── README.md ├── ap_fp.hpp ├── config.tcl ├── fmult.hpp ├── fmult_test.cpp ├── half.hpp ├── leading_one.hpp └── mergesort_for_split_mult.hpp ├── risc-v-demo ├── Readme-compile.md ├── Readme.md ├── precompiled │ ├── README.md │ ├── app_hls_pipeline.cpu.elf │ ├── app_hls_pipeline.fpga.elf │ ├── setup.ps1 │ ├── setup.sh │ └── shls_sw_dependencies │ │ ├── README.md │ │ ├── download_precompiled_libraries.ps1 │ │ └── download_precompiled_libraries.sh ├── sev-kit-reference-design │ ├── MPFS_SEV_KIT_REFERENCE_DESIGN.tcl │ ├── doc │ │ ├── hls_pipeline.png │ │ └── overal_demo_architecture.png │ └── script_support │ │ ├── MSS_SEV │ │ └── MSS_SEV.cfg │ │ ├── additional_configurations │ │ ├── functions.tcl │ │ └── smarthls │ │ │ ├── MSS │ │ │ └── MSS_SEV.cfg │ │ │ ├── common │ │ │ ├── bmp.hpp │ │ │ ├── sev.hpp │ │ │ ├── toronto_100x56.bmp │ │ │ └── toronto_1280x720.bmp │ │ │ ├── compile_and_integrate_shls_to_refdesign.tcl │ │ │ ├── hdl │ │ │ ├── async_fifo │ │ │ │ └── axis_async_fifo.v │ │ │ ├── axis-video │ │ │ │ ├── axis_video.v │ │ │ │ └── testbench │ │ │ │ │ ├── axis_video_tb.v │ │ │ │ │ └── run.do │ │ │ └── video-axis │ │ │ │ ├── create_hdl_plus_video_axis.tcl │ │ │ │ └── video_axis.v │ │ │ ├── hls.sdc │ │ │ ├── hls_pipeline │ │ │ ├── Makefile │ │ │ ├── app_hls_pipeline.cpu.cpp │ │ │ ├── app_hls_pipeline.fpga.cpp │ │ │ ├── compile_all.ps1 │ │ │ ├── compile_all.sh │ │ │ ├── compile_and_copy.ps1 │ │ │ ├── compile_and_copy.sh │ │ │ ├── config.tcl │ │ │ └── hls_pipeline.cpp │ │ │ ├── identify_instrument.tcl │ │ │ ├── pf_ccc_c0.mod.tcl │ │ │ ├── pre_hls_integration.tcl │ │ │ ├── rotozoom │ │ │ ├── Makefile │ │ │ ├── SinCosTables.hpp │ │ │ ├── config.tcl │ │ │ ├── rotozoom.cpp │ │ │ └── rotozoom.hpp │ │ │ ├── run_libero.ps1 │ │ │ ├── run_libero.sh │ │ │ ├── sd_add_aximm_mirror.tcl │ │ │ ├── sd_add_axis_converters.tcl │ │ │ ├── synplify_enable_dbg_mode.tcl │ │ │ └── www │ │ │ ├── h264 │ │ │ ├── 0001_daemon │ │ │ ├── ffmpeg.sh │ │ │ ├── footer_h264.png │ │ │ ├── header_h264.png │ │ │ ├── index.htm │ │ │ ├── mchp_logo2.png │ │ │ ├── microchip.ico │ │ │ ├── microchip_100x56.bmp │ │ │ ├── microchip_202x114.bmp │ │ │ ├── microchip_logo.png │ │ │ ├── microchip_riscv_1280x720.bmp │ │ │ ├── pfsoc.css │ │ │ ├── reset.png │ │ │ ├── setup_vars.sh │ │ │ ├── start.php │ │ │ ├── stop.php │ │ │ ├── stop.sh │ │ │ ├── update.php │ │ │ └── update.sh │ │ │ ├── update_website.ps1 │ │ │ └── update_website.sh │ │ ├── components │ │ ├── Bayer_Interpolation_C0.tcl │ │ ├── CAM_IOD_TIP_TOP.tcl │ │ ├── CLOCKS_AND_RESETS.tcl │ │ ├── CORERESET.tcl │ │ ├── CORERESET_PF_C1.tcl │ │ ├── CORERESET_PF_C2.tcl │ │ ├── CORERESET_PF_C5.tcl │ │ ├── CORERXIODBITALIGN_C1.tcl │ │ ├── CoreAPB3_C0.tcl │ │ ├── DDR_AXI4_ARBITER_PF_C0.tcl │ │ ├── Gamma_Correction_C0.tcl │ │ ├── H264 │ │ │ ├── FIC_CONVERTER.tcl │ │ │ ├── H264_DDR_WRITE.tcl │ │ │ ├── H264_Iframe_Encoder_C0.tcl │ │ │ ├── RGBtoYCbCr_C0.tcl │ │ │ ├── SEVPFSOC_H264.tcl │ │ │ ├── Video_Pipeline.tcl │ │ │ ├── data_packer_h264.tcl │ │ │ └── h264_top.tcl │ │ ├── IMAGE_SCALER_C0.tcl │ │ ├── IMX334_IF_TOP.tcl │ │ ├── INIT_MONITOR.tcl │ │ ├── Image_Enhancement_C0.tcl │ │ ├── PF_CCC_C0.tcl │ │ ├── PF_CCC_C2.tcl │ │ ├── PF_CLK_DIV_C0.tcl │ │ ├── PF_IOD_GENERIC_RX_C0.tcl │ │ ├── PF_OSC_C0.tcl │ │ ├── PF_XCVR_REF_CLK_C0.tcl │ │ ├── apb3_if.tcl │ │ ├── mipicsi2rxdecoderPF_C0.tcl │ │ ├── video_fifo.tcl │ │ └── video_processing.tcl │ │ ├── constraint │ │ ├── fp │ │ │ └── user.pdc │ │ ├── io │ │ │ ├── SEV_MAC.pdc │ │ │ ├── SEV_MMUART0.pdc │ │ │ ├── SEV_MMUART1.pdc │ │ │ └── user.pdc │ │ └── user.sdc │ │ ├── hdl │ │ ├── H264 │ │ │ ├── apb_wrapper.vhd │ │ │ └── data_packer_h264.vhd │ │ ├── ddr_write_controller_enc.v │ │ ├── frame_controls_gen.v │ │ ├── intensity_average.vhd │ │ ├── ram2port.vhd │ │ └── video_fifo.vhd │ │ ├── hdl_source.tcl │ │ └── hss-envm-wrapper.mpfs-sev-kit.hex └── utils │ └── ffplay_video.sh ├── setup.ps1 ├── setup.sh ├── sobel_tutorial ├── README.md ├── media │ ├── image1.png │ ├── image12.png │ ├── image14.png │ ├── image16.png │ ├── image17.png │ ├── image2.png │ ├── image20.png │ ├── image21.png │ ├── image22.png │ ├── image23.png │ ├── image24.png │ ├── image25.png │ ├── image26.png │ ├── image29.png │ ├── image30.png │ ├── image31.png │ ├── image33.png │ ├── image36.png │ ├── image37.png │ ├── image38.png │ ├── image39.png │ ├── image40.png │ ├── image43.png │ ├── image44.png │ ├── image45.png │ ├── image46.png │ ├── image47.png │ ├── image50.jpg │ ├── image51.jpg │ ├── image57.png │ ├── image58.png │ ├── image6.jpeg │ ├── image61.png │ ├── image63.png │ ├── image64.png │ ├── image65.png │ ├── image66.png │ ├── image67.png │ ├── image69.png │ ├── image7.jpeg │ ├── image70.png │ ├── image71.png │ ├── image72.png │ ├── image73.png │ ├── image74.png │ ├── image75.png │ ├── image76.png │ ├── image77.png │ ├── image78.png │ ├── image9.png │ └── sobel_p2_pipeline_viewer.png ├── part1 │ ├── input.h │ ├── output.h │ └── sobel.cpp ├── part2 │ ├── input.h │ ├── output.h │ └── sobel.cpp ├── part3 │ ├── input.h │ ├── output.h │ └── sobel.cpp └── trainingdoc.md └── udp_tx ├── .cproject ├── .project ├── .settings ├── language.settings.xml └── legup.project.preferences.prefs ├── Makefile ├── README.md ├── axi_word.hpp ├── checksum_calc.hpp ├── config.tcl ├── expected_out.dat ├── in.dat ├── out.dat ├── udp_tx.cpp └── utils.hpp /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/.gitattributes -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/.gitignore -------------------------------------------------------------------------------- /Canny_RISCV/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/.cproject -------------------------------------------------------------------------------- /Canny_RISCV/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/.project -------------------------------------------------------------------------------- /Canny_RISCV/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/Makefile -------------------------------------------------------------------------------- /Canny_RISCV/bmp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/bmp.hpp -------------------------------------------------------------------------------- /Canny_RISCV/canny.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/canny.cpp -------------------------------------------------------------------------------- /Canny_RISCV/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/config.tcl -------------------------------------------------------------------------------- /Canny_RISCV/define.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/define.hpp -------------------------------------------------------------------------------- /Canny_RISCV/gaussian_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/gaussian_filter.cpp -------------------------------------------------------------------------------- /Canny_RISCV/hysteresis_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/hysteresis_filter.cpp -------------------------------------------------------------------------------- /Canny_RISCV/nonmaximum_suppression.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/nonmaximum_suppression.cpp -------------------------------------------------------------------------------- /Canny_RISCV/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/readme.md -------------------------------------------------------------------------------- /Canny_RISCV/sobel_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/sobel_filter.cpp -------------------------------------------------------------------------------- /Canny_RISCV/toronto.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/toronto.bmp -------------------------------------------------------------------------------- /Canny_RISCV/toronto_100x56.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/toronto_100x56.bmp -------------------------------------------------------------------------------- /Canny_RISCV/util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Canny_RISCV/util.cpp -------------------------------------------------------------------------------- /ECC_demo/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/README.md -------------------------------------------------------------------------------- /ECC_demo/SmartHLS_Project/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/SmartHLS_Project/.cproject -------------------------------------------------------------------------------- /ECC_demo/SmartHLS_Project/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/SmartHLS_Project/.project -------------------------------------------------------------------------------- /ECC_demo/SmartHLS_Project/RAM_OP.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/SmartHLS_Project/RAM_OP.cpp -------------------------------------------------------------------------------- /ECC_demo/SmartHLS_Project/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/SmartHLS_Project/config.tcl -------------------------------------------------------------------------------- /ECC_demo/SmartHLS_Project/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/SmartHLS_Project/makefile -------------------------------------------------------------------------------- /ECC_demo/libero_scripts/TCL_Script_readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/libero_scripts/TCL_Script_readme.txt -------------------------------------------------------------------------------- /ECC_demo/libero_scripts/common.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/libero_scripts/common.tcl -------------------------------------------------------------------------------- /ECC_demo/libero_scripts/script.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/libero_scripts/script.tcl -------------------------------------------------------------------------------- /ECC_demo/libero_scripts/src/hls_updates.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/libero_scripts/src/hls_updates.tcl -------------------------------------------------------------------------------- /ECC_demo/media/RTG4-Development-Board.avif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/RTG4-Development-Board.avif -------------------------------------------------------------------------------- /ECC_demo/media/demo_overview.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/demo_overview.png -------------------------------------------------------------------------------- /ECC_demo/media/device_manager.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/device_manager.png -------------------------------------------------------------------------------- /ECC_demo/media/flashpro_newproject.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/flashpro_newproject.png -------------------------------------------------------------------------------- /ECC_demo/media/flashpro_passed.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/flashpro_passed.png -------------------------------------------------------------------------------- /ECC_demo/media/flashpro_ready.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/flashpro_ready.png -------------------------------------------------------------------------------- /ECC_demo/media/ipynb_gui.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/ipynb_gui.png -------------------------------------------------------------------------------- /ECC_demo/media/ipynb_gui_annotated.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/ipynb_gui_annotated.png -------------------------------------------------------------------------------- /ECC_demo/media/libero_cores.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/libero_cores.png -------------------------------------------------------------------------------- /ECC_demo/media/libero_design.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/libero_design.png -------------------------------------------------------------------------------- /ECC_demo/media/read_db.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/read_db.png -------------------------------------------------------------------------------- /ECC_demo/media/read_sb1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/read_sb1.png -------------------------------------------------------------------------------- /ECC_demo/media/read_sb2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/read_sb2.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_db1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_db1.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_db2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_db2.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_design.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_design.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_fpga_array.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_fpga_array.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_gui.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_gui.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_memory_block.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_memory_block.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_sb.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_sb.png -------------------------------------------------------------------------------- /ECC_demo/media/smartdebug_sb2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/smartdebug_sb2.png -------------------------------------------------------------------------------- /ECC_demo/media/sum.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/media/sum.png -------------------------------------------------------------------------------- /ECC_demo/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/requirements.txt -------------------------------------------------------------------------------- /ECC_demo/uart.ipynb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/uart.ipynb -------------------------------------------------------------------------------- /ECC_demo/uart_gui.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/ECC_demo/uart_gui.py -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/LICENSE -------------------------------------------------------------------------------- /Libero/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Libero/README.txt -------------------------------------------------------------------------------- /Libero/libero_generate_job.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Libero/libero_generate_job.tcl -------------------------------------------------------------------------------- /Libero/libero_update_hls_core.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Libero/libero_update_hls_core.tcl -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/README.md -------------------------------------------------------------------------------- /Training1/Canny/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/.cproject -------------------------------------------------------------------------------- /Training1/Canny/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/.project -------------------------------------------------------------------------------- /Training1/Canny/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/Makefile -------------------------------------------------------------------------------- /Training1/Canny/bmp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/bmp.hpp -------------------------------------------------------------------------------- /Training1/Canny/canny.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/canny.cpp -------------------------------------------------------------------------------- /Training1/Canny/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/config.tcl -------------------------------------------------------------------------------- /Training1/Canny/define.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/define.hpp -------------------------------------------------------------------------------- /Training1/Canny/gaussian_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/gaussian_filter.cpp -------------------------------------------------------------------------------- /Training1/Canny/gf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/gf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny/golden_output.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/golden_output.bmp -------------------------------------------------------------------------------- /Training1/Canny/golden_output_100x56.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/golden_output_100x56.bmp -------------------------------------------------------------------------------- /Training1/Canny/hf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/hf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny/hysteresis_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/hysteresis_filter.cpp -------------------------------------------------------------------------------- /Training1/Canny/nm_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/nm_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny/nonmaximum_suppression.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/nonmaximum_suppression.cpp -------------------------------------------------------------------------------- /Training1/Canny/sf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/sf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny/sobel_filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/sobel_filter.cpp -------------------------------------------------------------------------------- /Training1/Canny/toronto.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/toronto.bmp -------------------------------------------------------------------------------- /Training1/Canny/toronto_100x56.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/toronto_100x56.bmp -------------------------------------------------------------------------------- /Training1/Canny/util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny/util.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/.cproject -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/.project -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/Makefile -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/bmp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/bmp.hpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/canny.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/canny.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/config.tcl -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/define.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/define.hpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/gf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/gf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/golden_output.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/golden_output.bmp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/hf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/hf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/nm_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/nm_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/sf_sw.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/sf_sw.cpp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/toronto.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/toronto.bmp -------------------------------------------------------------------------------- /Training1/Canny_FIFO_Switch/util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Canny_FIFO_Switch/util.cpp -------------------------------------------------------------------------------- /Training1/Gaussian_FIFO_Pipelined/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Gaussian_FIFO_Pipelined/.cproject -------------------------------------------------------------------------------- /Training1/Gaussian_FIFO_Pipelined/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Gaussian_FIFO_Pipelined/.project -------------------------------------------------------------------------------- /Training1/Gaussian_FIFO_Pipelined/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Gaussian_FIFO_Pipelined/Makefile -------------------------------------------------------------------------------- /Training1/Gaussian_FIFO_Pipelined/bmp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Gaussian_FIFO_Pipelined/bmp.hpp -------------------------------------------------------------------------------- /Training1/Gaussian_Memory_Interface/bmp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Gaussian_Memory_Interface/bmp.hpp -------------------------------------------------------------------------------- /Training1/Libero/libero_flow.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/libero_flow.tcl -------------------------------------------------------------------------------- /Training1/Libero/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/readme.txt -------------------------------------------------------------------------------- /Training1/Libero/run_shls_on_examples.ps1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/run_shls_on_examples.ps1 -------------------------------------------------------------------------------- /Training1/Libero/run_shls_on_examples.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/run_shls_on_examples.sh -------------------------------------------------------------------------------- /Training1/Libero/src/components/CCC.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/components/CCC.tcl -------------------------------------------------------------------------------- /Training1/Libero/src/components/Reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/components/Reset.tcl -------------------------------------------------------------------------------- /Training1/Libero/src/components/apb3_if.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/components/apb3_if.tcl -------------------------------------------------------------------------------- /Training1/Libero/src/constraint/user.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/constraint/user.sdc -------------------------------------------------------------------------------- /Training1/Libero/src/constraint/user_fp.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/constraint/user_fp.pdc -------------------------------------------------------------------------------- /Training1/Libero/src/constraint/user_io.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/constraint/user_io.pdc -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/MUX_2_to_1.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/MUX_2_to_1.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/Mux_3_to_1_8bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/Mux_3_to_1_8bit.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/PIP_mode.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/PIP_mode.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/RGB2YCbCr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/RGB2YCbCr.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/YCbCr2RGB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/YCbCr2RGB.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/addr_decoder.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/addr_decoder.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/alpha_blend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/alpha_blend.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/alpha_enable.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/alpha_enable.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/apb_wrapper.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/apb_wrapper.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/binary_to_onehot.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/binary_to_onehot.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/buffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/buffer.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/data_packer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/data_packer.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/data_unpacker.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/data_unpacker.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/ddr_rw_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/ddr_rw_arbiter.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/delay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/delay.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/delay_circuit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/delay_circuit.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/fwft_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/fwft_fifo.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/legup_mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/legup_mult.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/legup_mult_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/legup_mult_core.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/plot_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/plot_mux.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/ram2port.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/ram2port.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/ram_dual_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/ram_dual_port.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/read_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/read_demux.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/read_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/read_mux.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/receive_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/receive_data.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/selector.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/selector.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/send_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/send_data.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/timer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/timer.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/video_axi_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/video_axi_fifo.v -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/video_fifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/video_fifo.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/write_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/write_demux.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl/write_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl/write_mux.vhd -------------------------------------------------------------------------------- /Training1/Libero/src/hdl_source.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/hdl_source.tcl -------------------------------------------------------------------------------- /Training1/Libero/src/synplify_options.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/Libero/src/synplify_options.tcl -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/.cproject -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/.project -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/Makefile -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/RGB2YCbCr.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/RGB2YCbCr.cpp -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/config.tcl -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/rtl_solutioncore/Makefile: -------------------------------------------------------------------------------- 1 | wave: 2 | vsim -do "source tb.tcl;" 3 | 4 | -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/rtl_solutioncore/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/rtl_solutioncore/README -------------------------------------------------------------------------------- /Training1/RGB2YCbCr/rtl_solutioncore/tb.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/RGB2YCbCr/rtl_solutioncore/tb.tcl -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/.cproject -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/.project -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/Makefile -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/YCbCr2RGB.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/YCbCr2RGB.cpp -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/config.tcl -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/rtl_solutioncore/Makefile: -------------------------------------------------------------------------------- 1 | wave: 2 | vsim -do "source tb.tcl;" 3 | 4 | -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/rtl_solutioncore/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/rtl_solutioncore/README -------------------------------------------------------------------------------- /Training1/YCbCr2RGB/rtl_solutioncore/tb.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/YCbCr2RGB/rtl_solutioncore/tb.tcl -------------------------------------------------------------------------------- /Training1/alpha_blend/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/.cproject -------------------------------------------------------------------------------- /Training1/alpha_blend/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/.project -------------------------------------------------------------------------------- /Training1/alpha_blend/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/Makefile -------------------------------------------------------------------------------- /Training1/alpha_blend/alpha_blend.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/alpha_blend.cpp -------------------------------------------------------------------------------- /Training1/alpha_blend/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/config.tcl -------------------------------------------------------------------------------- /Training1/alpha_blend/golden_output.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/golden_output.bmp -------------------------------------------------------------------------------- /Training1/alpha_blend/polarfire.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/polarfire.bmp -------------------------------------------------------------------------------- /Training1/alpha_blend/polarfire_100x56.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/polarfire_100x56.bmp -------------------------------------------------------------------------------- /Training1/alpha_blend/rtl_solutioncore/Makefile: -------------------------------------------------------------------------------- 1 | wave: 2 | vsim -do "source tb.tcl;" 3 | 4 | -------------------------------------------------------------------------------- /Training1/alpha_blend/toronto.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/toronto.bmp -------------------------------------------------------------------------------- /Training1/alpha_blend/toronto_100x56.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/alpha_blend/toronto_100x56.bmp -------------------------------------------------------------------------------- /Training1/media/generate_only.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/generate_only.png -------------------------------------------------------------------------------- /Training1/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image1.png -------------------------------------------------------------------------------- /Training1/media/image10.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image10.png -------------------------------------------------------------------------------- /Training1/media/image101.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image101.png -------------------------------------------------------------------------------- /Training1/media/image102.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image102.jpg -------------------------------------------------------------------------------- /Training1/media/image103.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image103.jpeg -------------------------------------------------------------------------------- /Training1/media/image104.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image104.png -------------------------------------------------------------------------------- /Training1/media/image105.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image105.png -------------------------------------------------------------------------------- /Training1/media/image106.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image106.png -------------------------------------------------------------------------------- /Training1/media/image107.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image107.png -------------------------------------------------------------------------------- /Training1/media/image108.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image108.png -------------------------------------------------------------------------------- /Training1/media/image109.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image109.png -------------------------------------------------------------------------------- /Training1/media/image11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image11.png -------------------------------------------------------------------------------- /Training1/media/image110.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image110.png -------------------------------------------------------------------------------- /Training1/media/image111.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image111.png -------------------------------------------------------------------------------- /Training1/media/image112.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image112.png -------------------------------------------------------------------------------- /Training1/media/image113.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image113.png -------------------------------------------------------------------------------- /Training1/media/image114.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image114.png -------------------------------------------------------------------------------- /Training1/media/image115.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image115.png -------------------------------------------------------------------------------- /Training1/media/image116.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image116.png -------------------------------------------------------------------------------- /Training1/media/image117.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image117.png -------------------------------------------------------------------------------- /Training1/media/image118.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image118.png -------------------------------------------------------------------------------- /Training1/media/image119.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image119.png -------------------------------------------------------------------------------- /Training1/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image12.png -------------------------------------------------------------------------------- /Training1/media/image120.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image120.png -------------------------------------------------------------------------------- /Training1/media/image121.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image121.png -------------------------------------------------------------------------------- /Training1/media/image122.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image122.png -------------------------------------------------------------------------------- /Training1/media/image123.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image123.png -------------------------------------------------------------------------------- /Training1/media/image124.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image124.png -------------------------------------------------------------------------------- /Training1/media/image125.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image125.png -------------------------------------------------------------------------------- /Training1/media/image126.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image126.png -------------------------------------------------------------------------------- /Training1/media/image127.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image127.png -------------------------------------------------------------------------------- /Training1/media/image128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image128.png -------------------------------------------------------------------------------- /Training1/media/image129.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image129.png -------------------------------------------------------------------------------- /Training1/media/image13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image13.png -------------------------------------------------------------------------------- /Training1/media/image130.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image130.png -------------------------------------------------------------------------------- /Training1/media/image131.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image131.png -------------------------------------------------------------------------------- /Training1/media/image132.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image132.jpeg -------------------------------------------------------------------------------- /Training1/media/image133.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image133.png -------------------------------------------------------------------------------- /Training1/media/image134.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image134.png -------------------------------------------------------------------------------- /Training1/media/image135.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image135.png -------------------------------------------------------------------------------- /Training1/media/image136.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image136.png -------------------------------------------------------------------------------- /Training1/media/image137.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image137.png -------------------------------------------------------------------------------- /Training1/media/image139.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image139.png -------------------------------------------------------------------------------- /Training1/media/image14.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image14.jpeg -------------------------------------------------------------------------------- /Training1/media/image141.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image141.png -------------------------------------------------------------------------------- /Training1/media/image142.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image142.png -------------------------------------------------------------------------------- /Training1/media/image143.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image143.png -------------------------------------------------------------------------------- /Training1/media/image144.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image144.png -------------------------------------------------------------------------------- /Training1/media/image145.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image145.png -------------------------------------------------------------------------------- /Training1/media/image146.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image146.png -------------------------------------------------------------------------------- /Training1/media/image147.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image147.png -------------------------------------------------------------------------------- /Training1/media/image148.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image148.png -------------------------------------------------------------------------------- /Training1/media/image149.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image149.png -------------------------------------------------------------------------------- /Training1/media/image15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image15.png -------------------------------------------------------------------------------- /Training1/media/image150.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image150.png -------------------------------------------------------------------------------- /Training1/media/image153.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image153.png -------------------------------------------------------------------------------- /Training1/media/image16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image16.png -------------------------------------------------------------------------------- /Training1/media/image17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image17.png -------------------------------------------------------------------------------- /Training1/media/image18.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image18.png -------------------------------------------------------------------------------- /Training1/media/image19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image19.png -------------------------------------------------------------------------------- /Training1/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image2.png -------------------------------------------------------------------------------- /Training1/media/image20.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image20.jpg -------------------------------------------------------------------------------- /Training1/media/image21.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image21.jpeg -------------------------------------------------------------------------------- /Training1/media/image22.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image22.png -------------------------------------------------------------------------------- /Training1/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image23.png -------------------------------------------------------------------------------- /Training1/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image24.png -------------------------------------------------------------------------------- /Training1/media/image25.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image25.png -------------------------------------------------------------------------------- /Training1/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image26.png -------------------------------------------------------------------------------- /Training1/media/image28.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image28.png -------------------------------------------------------------------------------- /Training1/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image29.png -------------------------------------------------------------------------------- /Training1/media/image30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image30.png -------------------------------------------------------------------------------- /Training1/media/image31.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image31.png -------------------------------------------------------------------------------- /Training1/media/image32.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image32.png -------------------------------------------------------------------------------- /Training1/media/image33.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image33.png -------------------------------------------------------------------------------- /Training1/media/image34.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image34.png -------------------------------------------------------------------------------- /Training1/media/image35.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image35.png -------------------------------------------------------------------------------- /Training1/media/image36.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image36.png -------------------------------------------------------------------------------- /Training1/media/image37.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image37.png -------------------------------------------------------------------------------- /Training1/media/image38.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image38.png -------------------------------------------------------------------------------- /Training1/media/image39.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image39.png -------------------------------------------------------------------------------- /Training1/media/image4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image4.png -------------------------------------------------------------------------------- /Training1/media/image40.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image40.png -------------------------------------------------------------------------------- /Training1/media/image41.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image41.png -------------------------------------------------------------------------------- /Training1/media/image42.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image42.png -------------------------------------------------------------------------------- /Training1/media/image43.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image43.png -------------------------------------------------------------------------------- /Training1/media/image45.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image45.png -------------------------------------------------------------------------------- /Training1/media/image47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image47.png -------------------------------------------------------------------------------- /Training1/media/image49.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image49.png -------------------------------------------------------------------------------- /Training1/media/image5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image5.png -------------------------------------------------------------------------------- /Training1/media/image51.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image51.png -------------------------------------------------------------------------------- /Training1/media/image53.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image53.png -------------------------------------------------------------------------------- /Training1/media/image54.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image54.png -------------------------------------------------------------------------------- /Training1/media/image55.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image55.png -------------------------------------------------------------------------------- /Training1/media/image56.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image56.png -------------------------------------------------------------------------------- /Training1/media/image58.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image58.png -------------------------------------------------------------------------------- /Training1/media/image59.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image59.png -------------------------------------------------------------------------------- /Training1/media/image6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image6.png -------------------------------------------------------------------------------- /Training1/media/image60.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image60.png -------------------------------------------------------------------------------- /Training1/media/image61.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image61.png -------------------------------------------------------------------------------- /Training1/media/image62.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image62.png -------------------------------------------------------------------------------- /Training1/media/image63.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image63.png -------------------------------------------------------------------------------- /Training1/media/image64.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image64.png -------------------------------------------------------------------------------- /Training1/media/image65.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image65.png -------------------------------------------------------------------------------- /Training1/media/image66.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image66.png -------------------------------------------------------------------------------- /Training1/media/image67.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image67.png -------------------------------------------------------------------------------- /Training1/media/image68.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image68.png -------------------------------------------------------------------------------- /Training1/media/image69.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image69.png -------------------------------------------------------------------------------- /Training1/media/image7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image7.png -------------------------------------------------------------------------------- /Training1/media/image70.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image70.png -------------------------------------------------------------------------------- /Training1/media/image71.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image71.png -------------------------------------------------------------------------------- /Training1/media/image72.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image72.png -------------------------------------------------------------------------------- /Training1/media/image73.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image73.png -------------------------------------------------------------------------------- /Training1/media/image74.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image74.png -------------------------------------------------------------------------------- /Training1/media/image75.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image75.png -------------------------------------------------------------------------------- /Training1/media/image76.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image76.png -------------------------------------------------------------------------------- /Training1/media/image77.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image77.png -------------------------------------------------------------------------------- /Training1/media/image78.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image78.png -------------------------------------------------------------------------------- /Training1/media/image79.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image79.png -------------------------------------------------------------------------------- /Training1/media/image80.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image80.png -------------------------------------------------------------------------------- /Training1/media/image81.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image81.png -------------------------------------------------------------------------------- /Training1/media/image82.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image82.png -------------------------------------------------------------------------------- /Training1/media/image83.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image83.png -------------------------------------------------------------------------------- /Training1/media/image84.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image84.png -------------------------------------------------------------------------------- /Training1/media/image85.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image85.png -------------------------------------------------------------------------------- /Training1/media/image86.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image86.png -------------------------------------------------------------------------------- /Training1/media/image87.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image87.png -------------------------------------------------------------------------------- /Training1/media/image88.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image88.png -------------------------------------------------------------------------------- /Training1/media/image89.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image89.png -------------------------------------------------------------------------------- /Training1/media/image9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image9.png -------------------------------------------------------------------------------- /Training1/media/image90.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image90.png -------------------------------------------------------------------------------- /Training1/media/image91.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image91.png -------------------------------------------------------------------------------- /Training1/media/image92.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image92.png -------------------------------------------------------------------------------- /Training1/media/image93.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image93.png -------------------------------------------------------------------------------- /Training1/media/image95.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image95.png -------------------------------------------------------------------------------- /Training1/media/image96.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image96.png -------------------------------------------------------------------------------- /Training1/media/image98.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image98.png -------------------------------------------------------------------------------- /Training1/media/image99.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/image99.png -------------------------------------------------------------------------------- /Training1/media/libero_execute_script.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/libero_execute_script.png -------------------------------------------------------------------------------- /Training1/media/quick_start_card_output.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/media/quick_start_card_output.png -------------------------------------------------------------------------------- /Training1/pipeline_hazards/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/pipeline_hazards/.cproject -------------------------------------------------------------------------------- /Training1/pipeline_hazards/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/pipeline_hazards/.project -------------------------------------------------------------------------------- /Training1/pipeline_hazards/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/pipeline_hazards/Makefile -------------------------------------------------------------------------------- /Training1/pipeline_hazards/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/pipeline_hazards/config.tcl -------------------------------------------------------------------------------- /Training1/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training1/readme.md -------------------------------------------------------------------------------- /Training2/Libero/libero_flow.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/libero_flow.tcl -------------------------------------------------------------------------------- /Training2/Libero/predictions.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/predictions.mem -------------------------------------------------------------------------------- /Training2/Libero/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/readme.txt -------------------------------------------------------------------------------- /Training2/Libero/run_shls_on_examples.ps1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/run_shls_on_examples.ps1 -------------------------------------------------------------------------------- /Training2/Libero/run_shls_on_examples.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/run_shls_on_examples.sh -------------------------------------------------------------------------------- /Training2/Libero/src/components/CCC.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/components/CCC.tcl -------------------------------------------------------------------------------- /Training2/Libero/src/components/Reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/components/Reset.tcl -------------------------------------------------------------------------------- /Training2/Libero/src/components/apb3_if.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/components/apb3_if.tcl -------------------------------------------------------------------------------- /Training2/Libero/src/constraint/user.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/constraint/user.sdc -------------------------------------------------------------------------------- /Training2/Libero/src/constraint/user_fp.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/constraint/user_fp.pdc -------------------------------------------------------------------------------- /Training2/Libero/src/constraint/user_io.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/constraint/user_io.pdc -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/PIP_mode.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/PIP_mode.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/RGB2YCbCr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/RGB2YCbCr.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/WRITE_RAM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/WRITE_RAM.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/addr_decoder.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/addr_decoder.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/alpha_blend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/alpha_blend.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/alpha_enable.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/alpha_enable.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/apb_wrapper.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/apb_wrapper.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/buffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/buffer.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/bus_inverter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/bus_inverter.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/custom_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/custom_wrapper.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/data_packer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/data_packer.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/data_unpacker.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/data_unpacker.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/ddr_rw_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/ddr_rw_arbiter.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/delay_circuit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/delay_circuit.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/fwft_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/fwft_fifo.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/legup_mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/legup_mult.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/legup_mult_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/legup_mult_core.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/legup_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/legup_register.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/plot_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/plot_mux.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/ram2port.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/ram2port.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/ramDualPort.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/ramDualPort.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/ram_dual_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/ram_dual_port.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/ram_single_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/ram_single_port.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/read_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/read_demux.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/read_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/read_mux.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/receive_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/receive_data.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/rgb_scale.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/rgb_scale.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/rom_single_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/rom_single_port.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/selector.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/selector.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/send_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/send_data.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/timer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/timer.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/video_axi_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/video_axi_fifo.v -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/video_fifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/video_fifo.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/write_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/write_demux.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl/write_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl/write_mux.vhd -------------------------------------------------------------------------------- /Training2/Libero/src/hdl_source.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/Libero/src/hdl_source.tcl -------------------------------------------------------------------------------- /Training2/Libero/src/synplify_options.tcl: -------------------------------------------------------------------------------- 1 | set_option -maxfan 40 2 | -------------------------------------------------------------------------------- /Training2/digit_recognition/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/.cproject -------------------------------------------------------------------------------- /Training2/digit_recognition/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/.project -------------------------------------------------------------------------------- /Training2/digit_recognition/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/Makefile -------------------------------------------------------------------------------- /Training2/digit_recognition/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/config.tcl -------------------------------------------------------------------------------- /Training2/digit_recognition/custom_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/custom_tb.v -------------------------------------------------------------------------------- /Training2/digit_recognition/defines.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/defines.h -------------------------------------------------------------------------------- /Training2/digit_recognition/test_images.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/test_images.h -------------------------------------------------------------------------------- /Training2/digit_recognition/test_images.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/test_images.mem -------------------------------------------------------------------------------- /Training2/digit_recognition/test_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/test_main.cpp -------------------------------------------------------------------------------- /Training2/digit_recognition/weights.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition/weights.h -------------------------------------------------------------------------------- /Training2/digit_recognition_sw/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition_sw/.cproject -------------------------------------------------------------------------------- /Training2/digit_recognition_sw/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition_sw/.project -------------------------------------------------------------------------------- /Training2/digit_recognition_sw/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition_sw/config.tcl -------------------------------------------------------------------------------- /Training2/digit_recognition_sw/defines.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition_sw/defines.h -------------------------------------------------------------------------------- /Training2/digit_recognition_sw/weights.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/digit_recognition_sw/weights.h -------------------------------------------------------------------------------- /Training2/media/diamond.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/diamond.png -------------------------------------------------------------------------------- /Training2/media/generate_only.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/generate_only.png -------------------------------------------------------------------------------- /Training2/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image1.png -------------------------------------------------------------------------------- /Training2/media/image100.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image100.png -------------------------------------------------------------------------------- /Training2/media/image101.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image101.png -------------------------------------------------------------------------------- /Training2/media/image102.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image102.png -------------------------------------------------------------------------------- /Training2/media/image103.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image103.jpeg -------------------------------------------------------------------------------- /Training2/media/image104.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image104.png -------------------------------------------------------------------------------- /Training2/media/image105.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image105.png -------------------------------------------------------------------------------- /Training2/media/image11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image11.png -------------------------------------------------------------------------------- /Training2/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image12.png -------------------------------------------------------------------------------- /Training2/media/image13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image13.png -------------------------------------------------------------------------------- /Training2/media/image14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image14.png -------------------------------------------------------------------------------- /Training2/media/image15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image15.png -------------------------------------------------------------------------------- /Training2/media/image16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image16.png -------------------------------------------------------------------------------- /Training2/media/image18.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image18.png -------------------------------------------------------------------------------- /Training2/media/image19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image19.png -------------------------------------------------------------------------------- /Training2/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image2.png -------------------------------------------------------------------------------- /Training2/media/image20.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image20.png -------------------------------------------------------------------------------- /Training2/media/image21.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image21.png -------------------------------------------------------------------------------- /Training2/media/image22.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image22.png -------------------------------------------------------------------------------- /Training2/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image23.png -------------------------------------------------------------------------------- /Training2/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image24.png -------------------------------------------------------------------------------- /Training2/media/image25.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image25.png -------------------------------------------------------------------------------- /Training2/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image26.png -------------------------------------------------------------------------------- /Training2/media/image27.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image27.png -------------------------------------------------------------------------------- /Training2/media/image28.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image28.png -------------------------------------------------------------------------------- /Training2/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image29.png -------------------------------------------------------------------------------- /Training2/media/image3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image3.png -------------------------------------------------------------------------------- /Training2/media/image30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image30.png -------------------------------------------------------------------------------- /Training2/media/image31.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image31.png -------------------------------------------------------------------------------- /Training2/media/image32.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image32.png -------------------------------------------------------------------------------- /Training2/media/image33.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image33.png -------------------------------------------------------------------------------- /Training2/media/image34.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image34.png -------------------------------------------------------------------------------- /Training2/media/image35.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image35.png -------------------------------------------------------------------------------- /Training2/media/image36.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image36.png -------------------------------------------------------------------------------- /Training2/media/image37.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image37.png -------------------------------------------------------------------------------- /Training2/media/image38.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image38.png -------------------------------------------------------------------------------- /Training2/media/image39.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image39.png -------------------------------------------------------------------------------- /Training2/media/image40.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image40.png -------------------------------------------------------------------------------- /Training2/media/image41.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image41.png -------------------------------------------------------------------------------- /Training2/media/image42.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image42.png -------------------------------------------------------------------------------- /Training2/media/image43.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image43.png -------------------------------------------------------------------------------- /Training2/media/image44.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image44.png -------------------------------------------------------------------------------- /Training2/media/image45.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image45.png -------------------------------------------------------------------------------- /Training2/media/image46.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image46.png -------------------------------------------------------------------------------- /Training2/media/image47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image47.png -------------------------------------------------------------------------------- /Training2/media/image48.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image48.png -------------------------------------------------------------------------------- /Training2/media/image49.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image49.png -------------------------------------------------------------------------------- /Training2/media/image50.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image50.png -------------------------------------------------------------------------------- /Training2/media/image51.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image51.png -------------------------------------------------------------------------------- /Training2/media/image52.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image52.png -------------------------------------------------------------------------------- /Training2/media/image53.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image53.png -------------------------------------------------------------------------------- /Training2/media/image54.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image54.png -------------------------------------------------------------------------------- /Training2/media/image55.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image55.png -------------------------------------------------------------------------------- /Training2/media/image56.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image56.png -------------------------------------------------------------------------------- /Training2/media/image57.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image57.png -------------------------------------------------------------------------------- /Training2/media/image58.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image58.png -------------------------------------------------------------------------------- /Training2/media/image59.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image59.png -------------------------------------------------------------------------------- /Training2/media/image60.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image60.png -------------------------------------------------------------------------------- /Training2/media/image61.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image61.png -------------------------------------------------------------------------------- /Training2/media/image62.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image62.png -------------------------------------------------------------------------------- /Training2/media/image63.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image63.png -------------------------------------------------------------------------------- /Training2/media/image64.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image64.png -------------------------------------------------------------------------------- /Training2/media/image65.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image65.png -------------------------------------------------------------------------------- /Training2/media/image67.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image67.png -------------------------------------------------------------------------------- /Training2/media/image68.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image68.png -------------------------------------------------------------------------------- /Training2/media/image70.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image70.png -------------------------------------------------------------------------------- /Training2/media/image71.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image71.png -------------------------------------------------------------------------------- /Training2/media/image72.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image72.png -------------------------------------------------------------------------------- /Training2/media/image74.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image74.png -------------------------------------------------------------------------------- /Training2/media/image76.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image76.png -------------------------------------------------------------------------------- /Training2/media/image78.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image78.png -------------------------------------------------------------------------------- /Training2/media/image80.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image80.png -------------------------------------------------------------------------------- /Training2/media/image81.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image81.png -------------------------------------------------------------------------------- /Training2/media/image82.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image82.png -------------------------------------------------------------------------------- /Training2/media/image84.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image84.png -------------------------------------------------------------------------------- /Training2/media/image85.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image85.png -------------------------------------------------------------------------------- /Training2/media/image86.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image86.png -------------------------------------------------------------------------------- /Training2/media/image88.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image88.png -------------------------------------------------------------------------------- /Training2/media/image89.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image89.png -------------------------------------------------------------------------------- /Training2/media/image9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image9.png -------------------------------------------------------------------------------- /Training2/media/image90.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image90.png -------------------------------------------------------------------------------- /Training2/media/image91.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image91.png -------------------------------------------------------------------------------- /Training2/media/image92.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image92.png -------------------------------------------------------------------------------- /Training2/media/image93.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image93.png -------------------------------------------------------------------------------- /Training2/media/image94.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image94.png -------------------------------------------------------------------------------- /Training2/media/image95.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image95.png -------------------------------------------------------------------------------- /Training2/media/image98.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image98.png -------------------------------------------------------------------------------- /Training2/media/image99.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/image99.png -------------------------------------------------------------------------------- /Training2/media/libero_execute_script.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/media/libero_execute_script.png -------------------------------------------------------------------------------- /Training2/producer_consumer/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer/.cproject -------------------------------------------------------------------------------- /Training2/producer_consumer/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer/.project -------------------------------------------------------------------------------- /Training2/producer_consumer/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer/Makefile -------------------------------------------------------------------------------- /Training2/producer_consumer/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer/config.tcl -------------------------------------------------------------------------------- /Training2/producer_consumer/custom_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer/custom_tb.v -------------------------------------------------------------------------------- /Training2/producer_consumer_cosim/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer_cosim/.cproject -------------------------------------------------------------------------------- /Training2/producer_consumer_cosim/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer_cosim/.project -------------------------------------------------------------------------------- /Training2/producer_consumer_cosim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/producer_consumer_cosim/Makefile -------------------------------------------------------------------------------- /Training2/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training2/readme.md -------------------------------------------------------------------------------- /Training3/Libero/libero_flow.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/libero_flow.tcl -------------------------------------------------------------------------------- /Training3/Libero/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/readme.txt -------------------------------------------------------------------------------- /Training3/Libero/rotozoom_readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/rotozoom_readme.txt -------------------------------------------------------------------------------- /Training3/Libero/run_shls_on_examples.ps1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/run_shls_on_examples.ps1 -------------------------------------------------------------------------------- /Training3/Libero/run_shls_on_examples.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/run_shls_on_examples.sh -------------------------------------------------------------------------------- /Training3/Libero/src/TOP_recursive.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/TOP_recursive.tcl -------------------------------------------------------------------------------- /Training3/Libero/src/components/CPU_SYS.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/components/CPU_SYS.tcl -------------------------------------------------------------------------------- /Training3/Libero/src/components/TOP.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/components/TOP.tcl -------------------------------------------------------------------------------- /Training3/Libero/src/components/counter.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/components/counter.tcl -------------------------------------------------------------------------------- /Training3/Libero/src/constraint/user.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/constraint/user.sdc -------------------------------------------------------------------------------- /Training3/Libero/src/constraint/user_fp.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/constraint/user_fp.pdc -------------------------------------------------------------------------------- /Training3/Libero/src/constraint/user_io.pdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/constraint/user_io.pdc -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/PIP_mode.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/PIP_mode.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/RGB2YCbCr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/RGB2YCbCr.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/WRITE_RAM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/WRITE_RAM.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/addr_decoder.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/addr_decoder.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/alpha_blend.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/alpha_blend.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/alpha_enable.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/alpha_enable.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/apb_wrapper.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/apb_wrapper.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/buffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/buffer.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/bus_inverter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/bus_inverter.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/counter.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/custom_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/custom_wrapper.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/data_packer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/data_packer.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/data_unpacker.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/data_unpacker.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/ddr_rw_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/ddr_rw_arbiter.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/delay_chain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/delay_chain.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/delay_circuit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/delay_circuit.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/fwft_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/fwft_fifo.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/legup_mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/legup_mult.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/legup_mult_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/legup_mult_core.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/legup_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/legup_register.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/pattern_vg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/pattern_vg.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/plot_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/plot_mux.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/ram2port.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/ram2port.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/ramDualPort.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/ramDualPort.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/ram_dual_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/ram_dual_port.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/ram_single_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/ram_single_port.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/read_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/read_demux.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/read_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/read_mux.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/receive_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/receive_data.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/rgb_scale.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/rgb_scale.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/rom_single_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/rom_single_port.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/selector.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/selector.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/send_data.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/send_data.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/sync_vg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/sync_vg.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/texture_mapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/texture_mapper.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/timer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/timer.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/video_axi_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/video_axi_fifo.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/video_fifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/video_fifo.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/wide_mult_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/wide_mult_axi.v -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/write_demux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/write_demux.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl/write_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl/write_mux.vhd -------------------------------------------------------------------------------- /Training3/Libero/src/hdl_source.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/Libero/src/hdl_source.tcl -------------------------------------------------------------------------------- /Training3/Libero/src/synplify_options.tcl: -------------------------------------------------------------------------------- 1 | set_option -maxfan 30 2 | -------------------------------------------------------------------------------- /Training3/media/generate_only.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/generate_only.png -------------------------------------------------------------------------------- /Training3/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image1.png -------------------------------------------------------------------------------- /Training3/media/image11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image11.png -------------------------------------------------------------------------------- /Training3/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image12.png -------------------------------------------------------------------------------- /Training3/media/image13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image13.png -------------------------------------------------------------------------------- /Training3/media/image14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image14.png -------------------------------------------------------------------------------- /Training3/media/image15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image15.png -------------------------------------------------------------------------------- /Training3/media/image17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image17.png -------------------------------------------------------------------------------- /Training3/media/image19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image19.png -------------------------------------------------------------------------------- /Training3/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image2.png -------------------------------------------------------------------------------- /Training3/media/image20.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image20.png -------------------------------------------------------------------------------- /Training3/media/image21.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image21.png -------------------------------------------------------------------------------- /Training3/media/image22.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image22.png -------------------------------------------------------------------------------- /Training3/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image23.png -------------------------------------------------------------------------------- /Training3/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image24.png -------------------------------------------------------------------------------- /Training3/media/image25.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image25.png -------------------------------------------------------------------------------- /Training3/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image26.png -------------------------------------------------------------------------------- /Training3/media/image27.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image27.png -------------------------------------------------------------------------------- /Training3/media/image28.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image28.png -------------------------------------------------------------------------------- /Training3/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image29.png -------------------------------------------------------------------------------- /Training3/media/image3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image3.png -------------------------------------------------------------------------------- /Training3/media/image32.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image32.png -------------------------------------------------------------------------------- /Training3/media/image33.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image33.png -------------------------------------------------------------------------------- /Training3/media/image34.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image34.png -------------------------------------------------------------------------------- /Training3/media/image35.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image35.png -------------------------------------------------------------------------------- /Training3/media/image36.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image36.png -------------------------------------------------------------------------------- /Training3/media/image37.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image37.png -------------------------------------------------------------------------------- /Training3/media/image41.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image41.png -------------------------------------------------------------------------------- /Training3/media/image42.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image42.png -------------------------------------------------------------------------------- /Training3/media/image43.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image43.png -------------------------------------------------------------------------------- /Training3/media/image44.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image44.png -------------------------------------------------------------------------------- /Training3/media/image45.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image45.png -------------------------------------------------------------------------------- /Training3/media/image46.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image46.png -------------------------------------------------------------------------------- /Training3/media/image47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image47.png -------------------------------------------------------------------------------- /Training3/media/image48.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image48.png -------------------------------------------------------------------------------- /Training3/media/image49.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image49.png -------------------------------------------------------------------------------- /Training3/media/image50.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image50.png -------------------------------------------------------------------------------- /Training3/media/image51.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image51.png -------------------------------------------------------------------------------- /Training3/media/image52.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image52.png -------------------------------------------------------------------------------- /Training3/media/image53.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image53.png -------------------------------------------------------------------------------- /Training3/media/image55.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image55.png -------------------------------------------------------------------------------- /Training3/media/image56.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image56.png -------------------------------------------------------------------------------- /Training3/media/image57.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image57.png -------------------------------------------------------------------------------- /Training3/media/image58.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image58.png -------------------------------------------------------------------------------- /Training3/media/image59.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image59.png -------------------------------------------------------------------------------- /Training3/media/image60.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image60.png -------------------------------------------------------------------------------- /Training3/media/image61.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image61.png -------------------------------------------------------------------------------- /Training3/media/image62.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image62.png -------------------------------------------------------------------------------- /Training3/media/image63.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image63.png -------------------------------------------------------------------------------- /Training3/media/image64.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image64.png -------------------------------------------------------------------------------- /Training3/media/image65.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image65.png -------------------------------------------------------------------------------- /Training3/media/image66.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image66.png -------------------------------------------------------------------------------- /Training3/media/image67.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image67.png -------------------------------------------------------------------------------- /Training3/media/image68.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image68.png -------------------------------------------------------------------------------- /Training3/media/image69.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image69.png -------------------------------------------------------------------------------- /Training3/media/image70.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image70.png -------------------------------------------------------------------------------- /Training3/media/image71.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image71.png -------------------------------------------------------------------------------- /Training3/media/image72.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image72.png -------------------------------------------------------------------------------- /Training3/media/image73.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image73.png -------------------------------------------------------------------------------- /Training3/media/image74.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image74.png -------------------------------------------------------------------------------- /Training3/media/image75.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image75.png -------------------------------------------------------------------------------- /Training3/media/image76.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image76.png -------------------------------------------------------------------------------- /Training3/media/image77.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image77.png -------------------------------------------------------------------------------- /Training3/media/image78.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image78.png -------------------------------------------------------------------------------- /Training3/media/image79.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image79.png -------------------------------------------------------------------------------- /Training3/media/image80.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image80.png -------------------------------------------------------------------------------- /Training3/media/image81.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image81.png -------------------------------------------------------------------------------- /Training3/media/image82.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image82.png -------------------------------------------------------------------------------- /Training3/media/image83.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image83.png -------------------------------------------------------------------------------- /Training3/media/image84.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image84.png -------------------------------------------------------------------------------- /Training3/media/image85.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image85.png -------------------------------------------------------------------------------- /Training3/media/image86.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image86.png -------------------------------------------------------------------------------- /Training3/media/image87.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image87.png -------------------------------------------------------------------------------- /Training3/media/image9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/image9.png -------------------------------------------------------------------------------- /Training3/media/libero_execute_script.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/media/libero_execute_script.png -------------------------------------------------------------------------------- /Training3/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/readme.md -------------------------------------------------------------------------------- /Training3/texture_mapper/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/.cproject -------------------------------------------------------------------------------- /Training3/texture_mapper/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/.project -------------------------------------------------------------------------------- /Training3/texture_mapper/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/Makefile -------------------------------------------------------------------------------- /Training3/texture_mapper/axi4_target.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/axi4_target.h -------------------------------------------------------------------------------- /Training3/texture_mapper/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/config.tcl -------------------------------------------------------------------------------- /Training3/texture_mapper/texture_mapper.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/texture_mapper/texture_mapper.cpp -------------------------------------------------------------------------------- /Training3/wide_mult/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/.cproject -------------------------------------------------------------------------------- /Training3/wide_mult/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/.project -------------------------------------------------------------------------------- /Training3/wide_mult/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/Makefile -------------------------------------------------------------------------------- /Training3/wide_mult/WideMultTopPf_Tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/WideMultTopPf_Tb.sv -------------------------------------------------------------------------------- /Training3/wide_mult/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/config.tcl -------------------------------------------------------------------------------- /Training3/wide_mult/custom_config.tcl: -------------------------------------------------------------------------------- 1 | set_parameter USE_FIFO_FOR_PIPELINE_REG 1 -------------------------------------------------------------------------------- /Training3/wide_mult/wide_mult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult/wide_mult.cpp -------------------------------------------------------------------------------- /Training3/wide_mult_axi/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/.cproject -------------------------------------------------------------------------------- /Training3/wide_mult_axi/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/.project -------------------------------------------------------------------------------- /Training3/wide_mult_axi/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/Makefile -------------------------------------------------------------------------------- /Training3/wide_mult_axi/axi4_target.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/axi4_target.h -------------------------------------------------------------------------------- /Training3/wide_mult_axi/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/config.tcl -------------------------------------------------------------------------------- /Training3/wide_mult_axi/sc_main_c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/sc_main_c -------------------------------------------------------------------------------- /Training3/wide_mult_axi/wide_mult_axi.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi/wide_mult_axi.cpp -------------------------------------------------------------------------------- /Training3/wide_mult_axi_target/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi_target/.cproject -------------------------------------------------------------------------------- /Training3/wide_mult_axi_target/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi_target/.project -------------------------------------------------------------------------------- /Training3/wide_mult_axi_target/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi_target/Makefile -------------------------------------------------------------------------------- /Training3/wide_mult_axi_target/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_axi_target/config.tcl -------------------------------------------------------------------------------- /Training3/wide_mult_template/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_template/.cproject -------------------------------------------------------------------------------- /Training3/wide_mult_template/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_template/.project -------------------------------------------------------------------------------- /Training3/wide_mult_template/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_template/Makefile -------------------------------------------------------------------------------- /Training3/wide_mult_template/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_template/config.tcl -------------------------------------------------------------------------------- /Training3/wide_mult_template/wide_mult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training3/wide_mult_template/wide_mult.cpp -------------------------------------------------------------------------------- /Training4/media/custom_flow.drawio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/custom_flow.drawio.png -------------------------------------------------------------------------------- /Training4/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image1.png -------------------------------------------------------------------------------- /Training4/media/image11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image11.png -------------------------------------------------------------------------------- /Training4/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image12.png -------------------------------------------------------------------------------- /Training4/media/image13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image13.png -------------------------------------------------------------------------------- /Training4/media/image14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image14.png -------------------------------------------------------------------------------- /Training4/media/image15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image15.png -------------------------------------------------------------------------------- /Training4/media/image16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image16.png -------------------------------------------------------------------------------- /Training4/media/image17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image17.png -------------------------------------------------------------------------------- /Training4/media/image18.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image18.png -------------------------------------------------------------------------------- /Training4/media/image19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image19.png -------------------------------------------------------------------------------- /Training4/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image2.png -------------------------------------------------------------------------------- /Training4/media/image20.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image20.png -------------------------------------------------------------------------------- /Training4/media/image21.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image21.png -------------------------------------------------------------------------------- /Training4/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image23.png -------------------------------------------------------------------------------- /Training4/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image24.png -------------------------------------------------------------------------------- /Training4/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image26.png -------------------------------------------------------------------------------- /Training4/media/image27.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image27.png -------------------------------------------------------------------------------- /Training4/media/image28.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image28.png -------------------------------------------------------------------------------- /Training4/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image29.png -------------------------------------------------------------------------------- /Training4/media/image3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image3.png -------------------------------------------------------------------------------- /Training4/media/image30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image30.png -------------------------------------------------------------------------------- /Training4/media/image31.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image31.png -------------------------------------------------------------------------------- /Training4/media/image32.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image32.png -------------------------------------------------------------------------------- /Training4/media/image33.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image33.png -------------------------------------------------------------------------------- /Training4/media/image34.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image34.png -------------------------------------------------------------------------------- /Training4/media/image36.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image36.png -------------------------------------------------------------------------------- /Training4/media/image37.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image37.png -------------------------------------------------------------------------------- /Training4/media/image38.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image38.png -------------------------------------------------------------------------------- /Training4/media/image39.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image39.png -------------------------------------------------------------------------------- /Training4/media/image40.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image40.png -------------------------------------------------------------------------------- /Training4/media/image41.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image41.png -------------------------------------------------------------------------------- /Training4/media/image42.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image42.png -------------------------------------------------------------------------------- /Training4/media/image43.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image43.png -------------------------------------------------------------------------------- /Training4/media/image44.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image44.png -------------------------------------------------------------------------------- /Training4/media/image45.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image45.png -------------------------------------------------------------------------------- /Training4/media/image46.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image46.png -------------------------------------------------------------------------------- /Training4/media/image47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image47.png -------------------------------------------------------------------------------- /Training4/media/image48.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image48.png -------------------------------------------------------------------------------- /Training4/media/image49.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image49.png -------------------------------------------------------------------------------- /Training4/media/image50.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image50.png -------------------------------------------------------------------------------- /Training4/media/image51.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image51.png -------------------------------------------------------------------------------- /Training4/media/image52.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image52.png -------------------------------------------------------------------------------- /Training4/media/image53.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image53.png -------------------------------------------------------------------------------- /Training4/media/image54.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image54.png -------------------------------------------------------------------------------- /Training4/media/image55.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image55.png -------------------------------------------------------------------------------- /Training4/media/image56.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image56.png -------------------------------------------------------------------------------- /Training4/media/image57.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image57.png -------------------------------------------------------------------------------- /Training4/media/image58.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image58.png -------------------------------------------------------------------------------- /Training4/media/image59.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image59.png -------------------------------------------------------------------------------- /Training4/media/image6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image6.png -------------------------------------------------------------------------------- /Training4/media/image60.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image60.png -------------------------------------------------------------------------------- /Training4/media/image61.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image61.png -------------------------------------------------------------------------------- /Training4/media/image62.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image62.png -------------------------------------------------------------------------------- /Training4/media/image63.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image63.png -------------------------------------------------------------------------------- /Training4/media/image64.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image64.png -------------------------------------------------------------------------------- /Training4/media/image65.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image65.png -------------------------------------------------------------------------------- /Training4/media/image66.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image66.png -------------------------------------------------------------------------------- /Training4/media/image67.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image67.png -------------------------------------------------------------------------------- /Training4/media/image68.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image68.png -------------------------------------------------------------------------------- /Training4/media/image69.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image69.png -------------------------------------------------------------------------------- /Training4/media/image7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image7.png -------------------------------------------------------------------------------- /Training4/media/image71.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image71.png -------------------------------------------------------------------------------- /Training4/media/image72.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image72.png -------------------------------------------------------------------------------- /Training4/media/image73.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image73.png -------------------------------------------------------------------------------- /Training4/media/image74.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image74.png -------------------------------------------------------------------------------- /Training4/media/image75.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image75.png -------------------------------------------------------------------------------- /Training4/media/image76.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image76.png -------------------------------------------------------------------------------- /Training4/media/image77.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image77.png -------------------------------------------------------------------------------- /Training4/media/image78.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image78.png -------------------------------------------------------------------------------- /Training4/media/image79.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image79.png -------------------------------------------------------------------------------- /Training4/media/image8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/media/image8.png -------------------------------------------------------------------------------- /Training4/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/readme.md -------------------------------------------------------------------------------- /Training4/vector_add_soc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/vector_add_soc/Makefile -------------------------------------------------------------------------------- /Training4/vector_add_soc/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/vector_add_soc/config.tcl -------------------------------------------------------------------------------- /Training4/vector_add_soc/vector_add_soc.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/Training4/vector_add_soc/vector_add_soc.cpp -------------------------------------------------------------------------------- /auto_instrument/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/Makefile -------------------------------------------------------------------------------- /auto_instrument/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/README.md -------------------------------------------------------------------------------- /auto_instrument/assets/identify_gui.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/assets/identify_gui.png -------------------------------------------------------------------------------- /auto_instrument/assets/usedw_delay_12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/assets/usedw_delay_12.png -------------------------------------------------------------------------------- /auto_instrument/assets/write_data.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/assets/write_data.png -------------------------------------------------------------------------------- /auto_instrument/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/config.tcl -------------------------------------------------------------------------------- /auto_instrument/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/auto_instrument/main.cpp -------------------------------------------------------------------------------- /axi_initiator/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/.cproject -------------------------------------------------------------------------------- /axi_initiator/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/.project -------------------------------------------------------------------------------- /axi_initiator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/Makefile -------------------------------------------------------------------------------- /axi_initiator/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/README.md -------------------------------------------------------------------------------- /axi_initiator/axi_initiator.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/axi_initiator.cpp -------------------------------------------------------------------------------- /axi_initiator/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_initiator/config.tcl -------------------------------------------------------------------------------- /axi_target/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/.cproject -------------------------------------------------------------------------------- /axi_target/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/.project -------------------------------------------------------------------------------- /axi_target/.settings/language.settings.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/.settings/language.settings.xml -------------------------------------------------------------------------------- /axi_target/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/Makefile -------------------------------------------------------------------------------- /axi_target/Makefile.user: -------------------------------------------------------------------------------- 1 | USER_CXX_FLAG += -D__STDC_FORMAT_MACROS -------------------------------------------------------------------------------- /axi_target/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/README.md -------------------------------------------------------------------------------- /axi_target/axi_target.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/axi_target.cpp -------------------------------------------------------------------------------- /axi_target/axi_target.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/axi_target.h -------------------------------------------------------------------------------- /axi_target/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/axi_target/config.tcl -------------------------------------------------------------------------------- /fp_mult/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/.cproject -------------------------------------------------------------------------------- /fp_mult/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/.project -------------------------------------------------------------------------------- /fp_mult/.settings/language.settings.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/.settings/language.settings.xml -------------------------------------------------------------------------------- /fp_mult/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/Makefile -------------------------------------------------------------------------------- /fp_mult/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/README.md -------------------------------------------------------------------------------- /fp_mult/ap_fp.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/ap_fp.hpp -------------------------------------------------------------------------------- /fp_mult/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/config.tcl -------------------------------------------------------------------------------- /fp_mult/fmult.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/fmult.hpp -------------------------------------------------------------------------------- /fp_mult/fmult_test.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/fmult_test.cpp -------------------------------------------------------------------------------- /fp_mult/half.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/half.hpp -------------------------------------------------------------------------------- /fp_mult/leading_one.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/leading_one.hpp -------------------------------------------------------------------------------- /fp_mult/mergesort_for_split_mult.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/fp_mult/mergesort_for_split_mult.hpp -------------------------------------------------------------------------------- /risc-v-demo/Readme-compile.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/Readme-compile.md -------------------------------------------------------------------------------- /risc-v-demo/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/Readme.md -------------------------------------------------------------------------------- /risc-v-demo/precompiled/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/precompiled/README.md -------------------------------------------------------------------------------- /risc-v-demo/precompiled/setup.ps1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/precompiled/setup.ps1 -------------------------------------------------------------------------------- /risc-v-demo/precompiled/setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/precompiled/setup.sh -------------------------------------------------------------------------------- /risc-v-demo/sev-kit-reference-design/script_support/additional_configurations/smarthls/hdl/video-axis/create_hdl_plus_video_axis.tcl: -------------------------------------------------------------------------------- 1 | 2 | 3 | -------------------------------------------------------------------------------- /risc-v-demo/utils/ffplay_video.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/risc-v-demo/utils/ffplay_video.sh -------------------------------------------------------------------------------- /setup.ps1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/setup.ps1 -------------------------------------------------------------------------------- /setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/setup.sh -------------------------------------------------------------------------------- /sobel_tutorial/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/README.md -------------------------------------------------------------------------------- /sobel_tutorial/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image1.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image12.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image14.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image16.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image17.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image2.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image20.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image20.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image21.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image21.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image22.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image22.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image23.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image24.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image25.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image25.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image26.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image29.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image30.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image31.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image31.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image33.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image33.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image36.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image36.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image37.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image37.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image38.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image38.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image39.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image39.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image40.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image40.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image43.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image43.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image44.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image44.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image45.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image45.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image46.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image46.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image47.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image47.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image50.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image50.jpg -------------------------------------------------------------------------------- /sobel_tutorial/media/image51.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image51.jpg -------------------------------------------------------------------------------- /sobel_tutorial/media/image57.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image57.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image58.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image58.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image6.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image6.jpeg -------------------------------------------------------------------------------- /sobel_tutorial/media/image61.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image61.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image63.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image63.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image64.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image64.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image65.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image65.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image66.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image66.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image67.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image67.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image69.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image69.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image7.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image7.jpeg -------------------------------------------------------------------------------- /sobel_tutorial/media/image70.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image70.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image71.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image71.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image72.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image72.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image73.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image73.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image74.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image74.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image75.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image75.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image76.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image76.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image77.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image77.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image78.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image78.png -------------------------------------------------------------------------------- /sobel_tutorial/media/image9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/media/image9.png -------------------------------------------------------------------------------- /sobel_tutorial/part1/input.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part1/input.h -------------------------------------------------------------------------------- /sobel_tutorial/part1/output.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part1/output.h -------------------------------------------------------------------------------- /sobel_tutorial/part1/sobel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part1/sobel.cpp -------------------------------------------------------------------------------- /sobel_tutorial/part2/input.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part2/input.h -------------------------------------------------------------------------------- /sobel_tutorial/part2/output.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part2/output.h -------------------------------------------------------------------------------- /sobel_tutorial/part2/sobel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part2/sobel.cpp -------------------------------------------------------------------------------- /sobel_tutorial/part3/input.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part3/input.h -------------------------------------------------------------------------------- /sobel_tutorial/part3/output.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part3/output.h -------------------------------------------------------------------------------- /sobel_tutorial/part3/sobel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/part3/sobel.cpp -------------------------------------------------------------------------------- /sobel_tutorial/trainingdoc.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/sobel_tutorial/trainingdoc.md -------------------------------------------------------------------------------- /udp_tx/.cproject: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/.cproject -------------------------------------------------------------------------------- /udp_tx/.project: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/.project -------------------------------------------------------------------------------- /udp_tx/.settings/language.settings.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/.settings/language.settings.xml -------------------------------------------------------------------------------- /udp_tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/Makefile -------------------------------------------------------------------------------- /udp_tx/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/README.md -------------------------------------------------------------------------------- /udp_tx/axi_word.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/axi_word.hpp -------------------------------------------------------------------------------- /udp_tx/checksum_calc.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/checksum_calc.hpp -------------------------------------------------------------------------------- /udp_tx/config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/config.tcl -------------------------------------------------------------------------------- /udp_tx/expected_out.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/expected_out.dat -------------------------------------------------------------------------------- /udp_tx/in.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/in.dat -------------------------------------------------------------------------------- /udp_tx/out.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/out.dat -------------------------------------------------------------------------------- /udp_tx/udp_tx.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/udp_tx.cpp -------------------------------------------------------------------------------- /udp_tx/utils.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/MicrochipTech/fpga-hls-examples/HEAD/udp_tx/utils.hpp --------------------------------------------------------------------------------