├── .gitignore ├── README.md └── src ├── main └── scala │ └── mips │ ├── ALU.scala │ ├── CP0.scala │ ├── Core.scala │ ├── CoreWrapper.scala │ ├── DCU.scala │ ├── DCache.scala │ ├── Divider.scala │ ├── ICache.scala │ ├── MMU.scala │ ├── RegFile.scala │ ├── SCU.scala │ ├── SRAM2AXI.scala │ ├── StageEXE.scala │ ├── StageID.scala │ ├── StageIF.scala │ ├── StageMEM.scala │ ├── StageWB.scala │ ├── SysTop.scala │ ├── TLB.scala │ ├── Temp.scala │ ├── config │ ├── Config.scala │ ├── Debug.scala │ ├── Enum.scala │ ├── IO.scala │ ├── Instructions.scala │ ├── MyBundle.scala │ └── MyMux.scala │ └── verilog │ ├── data_cache.v │ ├── defines.v │ ├── inst_cache.v │ └── sram_to_axi.v └── peripherals ├── README.md └── vga ├── vga_data.sv ├── vga_driver.sv └── vga_top.sv /.gitignore: -------------------------------------------------------------------------------- 1 | vivado/* -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/README.md -------------------------------------------------------------------------------- /src/main/scala/mips/ALU.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/ALU.scala -------------------------------------------------------------------------------- /src/main/scala/mips/CP0.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/CP0.scala -------------------------------------------------------------------------------- /src/main/scala/mips/Core.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/Core.scala -------------------------------------------------------------------------------- /src/main/scala/mips/CoreWrapper.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/CoreWrapper.scala -------------------------------------------------------------------------------- /src/main/scala/mips/DCU.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/DCU.scala -------------------------------------------------------------------------------- /src/main/scala/mips/DCache.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/DCache.scala -------------------------------------------------------------------------------- /src/main/scala/mips/Divider.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/Divider.scala -------------------------------------------------------------------------------- /src/main/scala/mips/ICache.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/ICache.scala -------------------------------------------------------------------------------- /src/main/scala/mips/MMU.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/MMU.scala -------------------------------------------------------------------------------- /src/main/scala/mips/RegFile.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/RegFile.scala -------------------------------------------------------------------------------- /src/main/scala/mips/SCU.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/SCU.scala -------------------------------------------------------------------------------- /src/main/scala/mips/SRAM2AXI.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/SRAM2AXI.scala -------------------------------------------------------------------------------- /src/main/scala/mips/StageEXE.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/StageEXE.scala -------------------------------------------------------------------------------- /src/main/scala/mips/StageID.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/StageID.scala -------------------------------------------------------------------------------- /src/main/scala/mips/StageIF.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/StageIF.scala -------------------------------------------------------------------------------- /src/main/scala/mips/StageMEM.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/StageMEM.scala -------------------------------------------------------------------------------- /src/main/scala/mips/StageWB.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/StageWB.scala -------------------------------------------------------------------------------- /src/main/scala/mips/SysTop.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/SysTop.scala -------------------------------------------------------------------------------- /src/main/scala/mips/TLB.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/TLB.scala -------------------------------------------------------------------------------- /src/main/scala/mips/Temp.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/Temp.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/Config.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/Config.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/Debug.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/Debug.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/Enum.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/Enum.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/IO.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/IO.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/Instructions.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/Instructions.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/MyBundle.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/MyBundle.scala -------------------------------------------------------------------------------- /src/main/scala/mips/config/MyMux.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/config/MyMux.scala -------------------------------------------------------------------------------- /src/main/scala/mips/verilog/data_cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/verilog/data_cache.v -------------------------------------------------------------------------------- /src/main/scala/mips/verilog/defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/verilog/defines.v -------------------------------------------------------------------------------- /src/main/scala/mips/verilog/inst_cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/verilog/inst_cache.v -------------------------------------------------------------------------------- /src/main/scala/mips/verilog/sram_to_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/main/scala/mips/verilog/sram_to_axi.v -------------------------------------------------------------------------------- /src/peripherals/README.md: -------------------------------------------------------------------------------- 1 | # 外设 -------------------------------------------------------------------------------- /src/peripherals/vga/vga_data.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/peripherals/vga/vga_data.sv -------------------------------------------------------------------------------- /src/peripherals/vga/vga_driver.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/peripherals/vga/vga_driver.sv -------------------------------------------------------------------------------- /src/peripherals/vga/vga_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/NSCSCC-2022-TJU/ChiselMIPS/HEAD/src/peripherals/vga/vga_top.sv --------------------------------------------------------------------------------