├── .flake8 ├── .github └── CODEOWNERS ├── .gitignore ├── .pylintrc ├── AUTHORS ├── BBB_cci_mpf ├── README ├── hw │ ├── README │ ├── par │ │ ├── README │ │ ├── qsf_cci_mpf_PAR_files.qsf │ │ └── sdc_cci_mpf.sdc │ ├── rtl │ │ ├── cci-if │ │ │ ├── README │ │ │ ├── cci_csr_if.vh │ │ │ ├── cci_csr_if_pkg.sv │ │ │ ├── ccip_feature_list.h │ │ │ ├── ccip_feature_list_pkg.sv │ │ │ ├── ccip_if_funcs_pkg.sv │ │ │ ├── ccis_if_funcs_pkg.sv │ │ │ └── ccis_if_pkg.sv │ │ ├── cci-mpf-if │ │ │ ├── README │ │ │ ├── cci_mpf_if.sv │ │ │ ├── cci_mpf_if.vh │ │ │ ├── cci_mpf_if_dbg.vh │ │ │ ├── cci_mpf_if_pkg.sv │ │ │ ├── cci_mpf_platform.vh │ │ │ ├── ccip_wires_to_mpf.sv │ │ │ ├── ccis_wires_to_mpf.sv │ │ │ ├── mpf_if_split_mmio.sv │ │ │ ├── mpf_if_to_ofs_plat_ccip.sv │ │ │ └── ofs_plat_ccip_if_to_mpf.sv │ │ ├── cci-mpf-prims │ │ │ ├── README │ │ │ ├── cci_mpf_prim_arb_rr.sv │ │ │ ├── cci_mpf_prim_counter_multicycle.sv │ │ │ ├── cci_mpf_prim_fifo1.sv │ │ │ ├── cci_mpf_prim_fifo2.sv │ │ │ ├── cci_mpf_prim_fifo_bram.sv │ │ │ ├── cci_mpf_prim_fifo_lutram.sv │ │ │ ├── cci_mpf_prim_filter_cam.sv │ │ │ ├── cci_mpf_prim_filter_counting.sv │ │ │ ├── cci_mpf_prim_filter_decode.sv │ │ │ ├── cci_mpf_prim_hash.vh │ │ │ ├── cci_mpf_prim_heap.sv │ │ │ ├── cci_mpf_prim_lfsr.sv │ │ │ ├── cci_mpf_prim_lutram.sv │ │ │ ├── cci_mpf_prim_onehot_to_bin.sv │ │ │ ├── cci_mpf_prim_ram_dualport.sv │ │ │ ├── cci_mpf_prim_ram_dualport_byteena.sv │ │ │ ├── cci_mpf_prim_ram_simple.sv │ │ │ ├── cci_mpf_prim_repl_lru_pseudo.sv │ │ │ ├── cci_mpf_prim_repl_random.sv │ │ │ ├── cci_mpf_prim_rob.sv │ │ │ ├── cci_mpf_prim_semaphore_cam.sv │ │ │ ├── cci_mpf_prim_track_active_reqs.sv │ │ │ └── cci_mpf_prim_track_multi_write.sv │ │ ├── cci-mpf-shims │ │ │ ├── README │ │ │ ├── cci_mpf_shim.vh │ │ │ ├── cci_mpf_shim_buffer_afu.sv │ │ │ ├── cci_mpf_shim_buffer_afu_epoch.sv │ │ │ ├── cci_mpf_shim_buffer_afu_lockstep.sv │ │ │ ├── cci_mpf_shim_buffer_fiu.sv │ │ │ ├── cci_mpf_shim_csr.sv │ │ │ ├── cci_mpf_shim_dbg_history.sv │ │ │ ├── cci_mpf_shim_dedup_reads.sv │ │ │ ├── cci_mpf_shim_detect_eop.sv │ │ │ ├── cci_mpf_shim_edge │ │ │ │ ├── README │ │ │ │ ├── cci_mpf_shim_edge.vh │ │ │ │ ├── cci_mpf_shim_edge_afu.sv │ │ │ │ └── cci_mpf_shim_edge_fiu.sv │ │ │ ├── cci_mpf_shim_latency_qos.sv │ │ │ ├── cci_mpf_shim_mux.sv │ │ │ ├── cci_mpf_shim_null.sv │ │ │ ├── cci_mpf_shim_pkg.sv │ │ │ ├── cci_mpf_shim_pwrite │ │ │ │ ├── README │ │ │ │ ├── cci_mpf_shim_pwrite.sv │ │ │ │ └── cci_mpf_shim_pwrite.vh │ │ │ ├── cci_mpf_shim_rsp_order.sv │ │ │ ├── cci_mpf_shim_vc_map.sv │ │ │ ├── cci_mpf_shim_vtp.sv │ │ │ └── cci_mpf_shim_wro │ │ │ │ ├── cci_mpf_shim_wro.sv │ │ │ │ ├── cci_mpf_shim_wro.vh │ │ │ │ ├── cci_mpf_shim_wro_epoch_order.sv │ │ │ │ └── cci_mpf_shim_wro_filter_group.sv │ │ ├── cci_mpf.sv │ │ ├── cci_mpf_config.vh │ │ ├── cci_mpf_csrs.sv │ │ ├── cci_mpf_csrs.vh │ │ ├── cci_mpf_csrs_pkg.sv │ │ ├── cci_mpf_null.sv │ │ ├── cci_mpf_pipe_std.sv │ │ ├── cci_mpf_sources.txt │ │ └── mpf-services │ │ │ ├── mpf-services-if │ │ │ └── mpf_services_gen_csr_if.sv │ │ │ └── vtp │ │ │ ├── mpf-vtp-csr │ │ │ └── mpf_vtp_csr.sv │ │ │ ├── mpf-vtp-if │ │ │ ├── mpf_vtp.vh │ │ │ ├── mpf_vtp_csrs_if.sv │ │ │ ├── mpf_vtp_l2_if.sv │ │ │ ├── mpf_vtp_pkg.sv │ │ │ ├── mpf_vtp_port_if.sv │ │ │ ├── mpf_vtp_pt_host_if.sv │ │ │ ├── mpf_vtp_pt_walk_if.sv │ │ │ └── mpf_vtp_tlb_data_if.sv │ │ │ ├── mpf-vtp-pt │ │ │ ├── mpf_svc_vtp_pt_sw.sv │ │ │ └── mpf_svc_vtp_pt_walk.sv │ │ │ ├── mpf-vtp-tlb-l1 │ │ │ ├── mpf_svc_vtp_l1.sv │ │ │ ├── mpf_svc_vtp_l1_caches.sv │ │ │ ├── mpf_svc_vtp_l1_lookup.sv │ │ │ └── mpf_svc_vtp_l1_miss.sv │ │ │ ├── mpf-vtp-tlb-l2 │ │ │ ├── mpf_svc_vtp_l2.sv │ │ │ ├── mpf_svc_vtp_l2_dedup.sv │ │ │ └── mpf_svc_vtp_l2_tlb.sv │ │ │ ├── mpf_svc_vtp.sv │ │ │ └── mpf_svc_vtp_port_wrapper.sv │ └── sim │ │ └── cci_mpf_sim_addenda.txt ├── samples │ └── afu │ │ ├── cci_mpf_library_import.qsf │ │ ├── ccip_mpf_nlb.sv │ │ └── ccip_slow_mpf_nlb.sv ├── scripts │ ├── build_release.sh │ ├── iterate.sh │ └── test-helloalivtpnlb-ase.sh ├── sw │ ├── .gitignore │ ├── CMakeLists.txt │ ├── README │ ├── doc │ │ ├── Doxyfile.in │ │ ├── DoxygenLayout.xml │ │ └── doxygen.cmake │ ├── include │ │ ├── aalsdk │ │ │ └── mpf │ │ │ │ ├── IMPF.h │ │ │ │ ├── MPFService.h │ │ │ │ └── config.h │ │ └── opae │ │ │ └── mpf │ │ │ ├── cci_mpf_csrs.h │ │ │ ├── connect.h │ │ │ ├── csrs.h │ │ │ ├── cxx │ │ │ ├── mpf_handle.h │ │ │ └── mpf_shared_buffer.h │ │ │ ├── mpf.h │ │ │ ├── shim_latency_qos.h │ │ │ ├── shim_pwrite.h │ │ │ ├── shim_vc_map.h │ │ │ ├── shim_vtp.h │ │ │ ├── shim_wro.h │ │ │ └── types.h │ ├── src │ │ ├── cmake │ │ │ └── config │ │ │ │ ├── mpf_opae_config.cmake │ │ │ │ └── mpf_opae_config.h.in │ │ ├── libmpf++ │ │ │ ├── mpf_handle.cpp │ │ │ └── mpf_shared_buffer.cpp │ │ ├── libmpf │ │ │ ├── connect.c │ │ │ ├── csrs.c │ │ │ ├── mmu_monitor.h │ │ │ ├── mpf_internal.h │ │ │ ├── mpf_os.c │ │ │ ├── mpf_os.h │ │ │ ├── shim_latency_qos.c │ │ │ ├── shim_pwrite.c │ │ │ ├── shim_vc_map.c │ │ │ ├── shim_vtp.c │ │ │ ├── shim_vtp_buffers.c │ │ │ ├── shim_vtp_buffers.h │ │ │ ├── shim_vtp_internal.h │ │ │ ├── shim_vtp_monitor.c │ │ │ ├── shim_vtp_monitor.h │ │ │ ├── shim_vtp_pt.c │ │ │ ├── shim_vtp_pt.h │ │ │ ├── shim_vtp_srv.c │ │ │ ├── shim_vtp_srv.h │ │ │ └── shim_wro.c │ │ └── mpf.cmake │ └── src_aal │ │ ├── cci_mpf_service.cpp │ │ ├── cci_mpf_service.h │ │ ├── cci_mpf_shim_latency_qos.cpp │ │ ├── cci_mpf_shim_latency_qos.h │ │ ├── cci_mpf_shim_pwrite.cpp │ │ ├── cci_mpf_shim_pwrite.h │ │ ├── cci_mpf_shim_vc_map.cpp │ │ ├── cci_mpf_shim_vc_map.h │ │ ├── cci_mpf_shim_vtp.cpp │ │ ├── cci_mpf_shim_vtp.h │ │ ├── cci_mpf_shim_vtp_pt.cpp │ │ ├── cci_mpf_shim_vtp_pt.h │ │ ├── cci_mpf_shim_wro.cpp │ │ ├── cci_mpf_shim_wro.h │ │ └── mpf_aal.cmake └── test │ └── test-mpf │ ├── base │ ├── hw │ │ ├── par │ │ │ └── cci_mpf_test_base_PAR_files.qsf │ │ ├── rtl │ │ │ ├── cci_mpf_test_conf_default.vh │ │ │ ├── cci_test_afu.sv │ │ │ ├── cci_test_csrs.sv │ │ │ ├── cci_test_csrs.vh │ │ │ ├── clock_counter.sdc │ │ │ ├── clock_counter.sv │ │ │ ├── counter_multicycle.sv │ │ │ └── sys_cfg_pkg.svh │ │ └── sim │ │ │ ├── cci_mpf_test_base_addenda.txt │ │ │ └── setup_ase_sim.py │ └── sw │ │ ├── base_include.mk │ │ ├── cci_test.h │ │ ├── cci_test_main.cpp │ │ ├── opae_svc_wrapper.cpp │ │ └── opae_svc_wrapper.h │ ├── test_cci_mpf_null │ ├── README │ ├── hw │ │ ├── rtl │ │ │ ├── cci_mpf_test_conf.vh │ │ │ ├── sources.txt │ │ │ ├── test_cci_mpf_null.json │ │ │ └── test_cci_mpf_null.sv │ │ └── sim │ │ │ └── setup_ase │ └── sw │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── test_cci_mpf_null.cpp │ │ └── test_cci_mpf_null.h │ ├── test_mem_perf │ ├── README │ ├── hw │ │ ├── rtl │ │ │ ├── cci_mpf_test_conf.vh │ │ │ ├── sources.txt │ │ │ ├── test_mem_perf.json │ │ │ └── test_mem_perf.sv │ │ └── sim │ │ │ └── setup_ase │ └── sw │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── compute_latency_qos_params.cpp │ │ ├── compute_vc_map_params.cpp │ │ ├── scripts │ │ ├── plot_buffer_credits.gp │ │ ├── plot_buffer_credits_rw.gp │ │ ├── plot_lat.sh │ │ ├── plot_perf.gp │ │ ├── plot_perf.sh │ │ ├── run_lat.sh │ │ └── run_perf.sh │ │ ├── test_mem_latency.cpp │ │ ├── test_mem_perf.cpp │ │ ├── test_mem_perf.h │ │ └── test_mem_perf_common.cpp │ ├── test_random │ ├── hw │ │ ├── rtl │ │ │ ├── cci_mpf_test_conf.vh │ │ │ ├── sources.txt │ │ │ ├── test_random.json │ │ │ └── test_random.sv │ │ └── sim │ │ │ └── setup_ase │ └── sw │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── test_random.cpp │ │ └── test_random.h │ ├── test_spec_load │ ├── hw │ │ └── rtl │ │ │ ├── cci_mpf_test_conf.vh │ │ │ ├── hash32.sv │ │ │ ├── sources.txt │ │ │ ├── sources_common.txt │ │ │ ├── sources_pt_sw.txt │ │ │ ├── test_spec_load.json │ │ │ └── test_spec_load.sv │ └── sw │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── test_spec_load.cpp │ │ └── test_spec_load.h │ └── test_sw │ ├── .gitignore │ ├── Makefile │ ├── common_include.mk │ ├── test_vtp_refcnt.c │ └── test_vtp_sw.c ├── BBB_ccip_async ├── hw │ ├── par │ │ ├── ccip_async.sdc │ │ ├── ccip_async_addenda.qsf │ │ └── sample_ccip_async_import.qsf │ ├── rtl │ │ ├── ccip_afifo_channel.sv │ │ ├── ccip_async_activity_cnt.sv │ │ └── ccip_async_shim.sv │ └── sim │ │ └── ccip_async_sim_addenda.txt └── samples │ ├── async_nlb100.sv │ ├── async_nlb150.sv │ ├── async_nlb200.sv │ └── async_nlb300.sv ├── BBB_ccip_mux ├── RELEASE_NOTES ├── hw │ ├── par │ │ └── ccip_mux.qsf │ ├── rtl │ │ ├── a10_ram_sdp_wysiwyg.v │ │ ├── ccip_front_end.sv │ │ ├── ccip_if_pkg.sv │ │ ├── ccip_intf_regs.sv │ │ ├── ccip_mux.sv │ │ ├── fair_arbiter.sv │ │ ├── gram_sdp.v │ │ ├── sync_C1Tx_fifo.v │ │ └── vendor_defines.vh │ └── sim │ │ └── mux_simfiles.list └── samples │ ├── hw │ ├── ReadMe.txt │ ├── ccip_std_afu.sv │ └── nlb_csr.sv │ └── sw │ ├── README │ └── hello_fpga_mux.c ├── BBB_mpf_vtp ├── hw │ └── rtl │ │ ├── mpf_vtp_sources.txt │ │ ├── svc_shims │ │ ├── common │ │ │ └── mpf_vtp_svc_mmio.sv │ │ ├── mpf_vtp_svc_ofs_avalon_mem_rdwr.sv │ │ ├── mpf_vtp_svc_ofs_axi_mem.sv │ │ └── mpf_vtp_svc_ofs_ccip.sv │ │ └── translate │ │ ├── ccip │ │ ├── mpf_vtp_translate_ofs_ccip.sv │ │ ├── mpf_vtp_translate_ofs_ccip_c0.sv │ │ └── mpf_vtp_translate_ofs_ccip_c1.sv │ │ ├── mpf_vtp_translate_chan.sv │ │ ├── mpf_vtp_translate_ofs_avalon_mem.sv │ │ ├── mpf_vtp_translate_ofs_avalon_mem_rdwr.sv │ │ └── mpf_vtp_translate_ofs_axi_mem.sv └── tests │ ├── hw │ └── rtl │ │ ├── avalon │ │ ├── afu.sv │ │ ├── ofs_plat_afu.sv │ │ └── sources.txt │ │ ├── axi │ │ ├── afu.sv │ │ ├── ofs_plat_afu.sv │ │ └── sources.txt │ │ ├── ccip │ │ ├── afu.sv │ │ ├── ofs_plat_afu.sv │ │ └── sources.txt │ │ ├── ccip_hc1avmm │ │ ├── afu.sv │ │ ├── afu_translate_fail_template.sv │ │ ├── ofs_plat_afu.sv │ │ └── sources.txt │ │ └── common │ │ ├── host_chan_vtp.json │ │ └── sources_common.txt │ └── sw │ ├── .gitignore │ ├── Makefile │ ├── main.c │ ├── test_host_chan_vtp.c │ └── test_host_chan_vtp.h ├── CMakeLists.txt ├── CONTRIBUTING.md ├── COPYING ├── README.md ├── Security.md ├── cmake └── modules │ ├── BBB.cmake │ └── compiler_config.cmake ├── drivers ├── .gitignore ├── fpga_near_mem_map │ ├── Makefile │ ├── fpga_near_mem_map.c │ ├── fpga_near_mem_map.h │ ├── lib │ │ ├── CMakeLists.txt │ │ ├── cmake │ │ │ └── modules │ │ │ │ └── FindNuma.cmake │ │ ├── include │ │ │ └── opae │ │ │ │ └── fpga_near_mem_map.h │ │ └── src │ │ │ └── page_info.c │ └── test │ │ ├── .gitignore │ │ ├── Makefile │ │ └── test_basic.c └── mmu_monitor │ ├── Makefile │ ├── README │ ├── mmu_monitor.c │ ├── mmu_monitor.h │ └── test │ ├── Makefile │ └── test_basic.c ├── platform-ifc-mgr-compat ├── README.md ├── SR-5.0.3-Release │ ├── README.md │ ├── files │ │ ├── a10_partial_reconfig │ │ │ ├── report_timing.tcl │ │ │ ├── user_clock_defs.tcl │ │ │ ├── user_clock_freqs_compute.tcl │ │ │ └── user_clocks.sdc │ │ ├── green_top.sv │ │ ├── platform_db │ │ │ └── a10_gx_intg_xeon_bdx.json │ │ └── run.sh │ └── install.sh ├── SR-6.3.0 │ ├── README.md │ ├── files │ │ ├── green_bs.sv │ │ ├── green_hssi_if_e10_null.sv │ │ ├── run.sh │ │ └── skx_user_clocks.sdc │ └── install.sh ├── SR-6.4.0 │ ├── README.md │ ├── files │ │ ├── a10_partial_reconfig │ │ │ ├── compute_user_clock_freqs.tcl │ │ │ ├── report_timing.tcl │ │ │ └── user_clock_defs.tcl │ │ ├── green_bs.sv │ │ ├── platform_db │ │ │ └── a10_gx_intg_xeon_skx.json │ │ ├── run.sh │ │ └── skx_user_clocks.sdc │ └── install.sh └── a10_gx_pac_ias_1_0 │ ├── README.md │ ├── files │ ├── a10_partial_reconfig │ │ ├── compute_user_clock_freqs.tcl │ │ └── report_timing.tcl │ ├── dcp_user_clocks.sdc │ ├── green_bs.sv │ ├── platform_db │ │ └── a10_gx_pac.json │ └── run.sh │ └── install.sh └── samples ├── README.md └── tutorial └── README.md /.flake8: -------------------------------------------------------------------------------- 1 | [flake8] 2 | max-line-length = 88 3 | -------------------------------------------------------------------------------- /.github/CODEOWNERS: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/.github/CODEOWNERS -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/.gitignore -------------------------------------------------------------------------------- /.pylintrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/.pylintrc -------------------------------------------------------------------------------- /AUTHORS: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/AUTHORS -------------------------------------------------------------------------------- /BBB_cci_mpf/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/par/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/par/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/par/qsf_cci_mpf_PAR_files.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/par/qsf_cci_mpf_PAR_files.qsf -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list.h -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/ccip_if_funcs_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/ccip_if_funcs_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/ccis_if_funcs_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_funcs_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_dbg.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_dbg.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/mpf_if_split_mmio.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/mpf_if_split_mmio.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/mpf_if_to_ofs_plat_ccip.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/mpf_if_to_ofs_plat_ccip.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-if/ofs_plat_ccip_if_to_mpf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-if/ofs_plat_ccip_if_to_mpf.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_counter_multicycle.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_counter_multicycle.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_heap.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_heap.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_semaphore_cam.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_semaphore_cam.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/README -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_config.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_config.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_csrs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_null.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/cci_mpf_sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/cci_mpf_sources.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/mpf-services-if/mpf_services_gen_csr_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/mpf-services-if/mpf_services_gen_csr_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-csr/mpf_vtp_csr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-csr/mpf_vtp_csr.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_csrs_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_csrs_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_l2_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_l2_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pkg.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_port_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_port_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pt_host_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pt_host_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pt_walk_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_pt_walk_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_tlb_data_if.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-if/mpf_vtp_tlb_data_if.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-pt/mpf_svc_vtp_pt_sw.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-pt/mpf_svc_vtp_pt_sw.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-pt/mpf_svc_vtp_pt_walk.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-pt/mpf_svc_vtp_pt_walk.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_caches.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_caches.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_lookup.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_lookup.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_miss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l1/mpf_svc_vtp_l1_miss.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2_dedup.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2_dedup.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2_tlb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf-vtp-tlb-l2/mpf_svc_vtp_l2_tlb.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf_svc_vtp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf_svc_vtp.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf_svc_vtp_port_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/rtl/mpf-services/vtp/mpf_svc_vtp_port_wrapper.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/samples/afu/cci_mpf_library_import.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/samples/afu/cci_mpf_library_import.qsf -------------------------------------------------------------------------------- /BBB_cci_mpf/samples/afu/ccip_mpf_nlb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/samples/afu/ccip_mpf_nlb.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/samples/afu/ccip_slow_mpf_nlb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/samples/afu/ccip_slow_mpf_nlb.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/scripts/build_release.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/scripts/build_release.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/scripts/iterate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/scripts/iterate.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/scripts/test-helloalivtpnlb-ase.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/scripts/test-helloalivtpnlb-ase.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/.gitignore: -------------------------------------------------------------------------------- 1 | build* 2 | -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/CMakeLists.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/README -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/doc/Doxyfile.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/doc/Doxyfile.in -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/doc/DoxygenLayout.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/doc/DoxygenLayout.xml -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/doc/doxygen.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/doc/doxygen.cmake -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/aalsdk/mpf/IMPF.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/aalsdk/mpf/IMPF.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/aalsdk/mpf/MPFService.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/aalsdk/mpf/MPFService.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/aalsdk/mpf/config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/aalsdk/mpf/config.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/cci_mpf_csrs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/cci_mpf_csrs.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/connect.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/connect.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/csrs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/csrs.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/cxx/mpf_handle.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/cxx/mpf_handle.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/cxx/mpf_shared_buffer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/cxx/mpf_shared_buffer.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/mpf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/mpf.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/shim_latency_qos.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/shim_latency_qos.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/shim_pwrite.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/shim_pwrite.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/shim_vc_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/shim_vc_map.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/shim_vtp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/shim_vtp.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/shim_wro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/shim_wro.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/include/opae/mpf/types.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/include/opae/mpf/types.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/cmake/config/mpf_opae_config.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/cmake/config/mpf_opae_config.cmake -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/cmake/config/mpf_opae_config.h.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/cmake/config/mpf_opae_config.h.in -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf++/mpf_handle.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf++/mpf_handle.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf++/mpf_shared_buffer.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf++/mpf_shared_buffer.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/connect.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/connect.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/csrs.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/csrs.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/mmu_monitor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/mmu_monitor.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/mpf_internal.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/mpf_internal.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/mpf_os.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/mpf_os.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/mpf_os.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/mpf_os.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_latency_qos.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_latency_qos.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_pwrite.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_pwrite.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vc_map.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vc_map.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_buffers.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_buffers.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_buffers.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_buffers.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_internal.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_internal.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_monitor.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_monitor.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_monitor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_monitor.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_pt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_pt.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_pt.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_pt.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_srv.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_srv.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_vtp_srv.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_vtp_srv.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/libmpf/shim_wro.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/libmpf/shim_wro.c -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src/mpf.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src/mpf.cmake -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_service.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_service.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_service.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_service.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_latency_qos.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_latency_qos.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_latency_qos.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_latency_qos.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_pwrite.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_pwrite.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_pwrite.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_pwrite.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vc_map.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vc_map.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vc_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vc_map.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp_pt.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp_pt.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp_pt.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_vtp_pt.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_wro.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_wro.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/cci_mpf_shim_wro.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/cci_mpf_shim_wro.h -------------------------------------------------------------------------------- /BBB_cci_mpf/sw/src_aal/mpf_aal.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/sw/src_aal/mpf_aal.cmake -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/par/cci_mpf_test_base_PAR_files.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/par/cci_mpf_test_base_PAR_files.qsf -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_mpf_test_conf_default.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_mpf_test_conf_default.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_afu.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_csrs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_csrs.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_csrs.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/cci_test_csrs.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/clock_counter.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/clock_counter.sdc -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/clock_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/clock_counter.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/counter_multicycle.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/counter_multicycle.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/rtl/sys_cfg_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/rtl/sys_cfg_pkg.svh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/sim/cci_mpf_test_base_addenda.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/sim/cci_mpf_test_base_addenda.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/hw/sim/setup_ase_sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/hw/sim/setup_ase_sim.py -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/sw/base_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/sw/base_include.mk -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/sw/cci_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/sw/cci_test.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/sw/cci_test_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/sw/cci_test_main.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/sw/opae_svc_wrapper.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/sw/opae_svc_wrapper.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/base/sw/opae_svc_wrapper.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/base/sw/opae_svc_wrapper.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/README -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/cci_mpf_test_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/cci_mpf_test_conf.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/sources.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/test_cci_mpf_null.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/test_cci_mpf_null.json -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/test_cci_mpf_null.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/rtl/test_cci_mpf_null.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/sim/setup_ase: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/hw/sim/setup_ase -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/.gitignore -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/Makefile -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/test_cci_mpf_null.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/test_cci_mpf_null.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/test_cci_mpf_null.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_cci_mpf_null/sw/test_cci_mpf_null.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/README -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/cci_mpf_test_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/cci_mpf_test_conf.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/sources.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/test_mem_perf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/test_mem_perf.json -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/test_mem_perf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/rtl/test_mem_perf.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/sim/setup_ase: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/hw/sim/setup_ase -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/.gitignore -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/Makefile -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/compute_latency_qos_params.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/compute_latency_qos_params.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/compute_vc_map_params.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/compute_vc_map_params.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_buffer_credits.gp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_buffer_credits.gp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_buffer_credits_rw.gp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_buffer_credits_rw.gp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_lat.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_lat.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_perf.gp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_perf.gp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_perf.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/plot_perf.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/run_lat.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/run_lat.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/run_perf.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/scripts/run_perf.sh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_latency.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_latency.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf_common.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_mem_perf/sw/test_mem_perf_common.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/cci_mpf_test_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/cci_mpf_test_conf.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/sources.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/test_random.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/test_random.json -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/test_random.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/hw/rtl/test_random.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/hw/sim/setup_ase: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/hw/sim/setup_ase -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/sw/.gitignore -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/sw/Makefile -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/sw/test_random.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/sw/test_random.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_random/sw/test_random.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_random/sw/test_random.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/cci_mpf_test_conf.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/cci_mpf_test_conf.vh -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/hash32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/hash32.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/sources.txt: -------------------------------------------------------------------------------- 1 | +define+MPF_CONF_VTP_PT_MODE_HARDWARE_WALKER 2 | 3 | C:sources_common.txt 4 | -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/sources_common.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/sources_common.txt -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/sources_pt_sw.txt: -------------------------------------------------------------------------------- 1 | +define+MPF_CONF_VTP_PT_MODE_SOFTWARE_SERVICE 2 | 3 | C:sources_common.txt 4 | -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/test_spec_load.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/test_spec_load.json -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/test_spec_load.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/hw/rtl/test_spec_load.sv -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/sw/.gitignore -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/sw/Makefile -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/sw/test_spec_load.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/sw/test_spec_load.cpp -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_spec_load/sw/test_spec_load.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_spec_load/sw/test_spec_load.h -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_sw/.gitignore -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_sw/Makefile -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_sw/common_include.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_sw/common_include.mk -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_sw/test_vtp_refcnt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_sw/test_vtp_refcnt.c -------------------------------------------------------------------------------- /BBB_cci_mpf/test/test-mpf/test_sw/test_vtp_sw.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_cci_mpf/test/test-mpf/test_sw/test_vtp_sw.c -------------------------------------------------------------------------------- /BBB_ccip_async/hw/par/ccip_async.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/par/ccip_async.sdc -------------------------------------------------------------------------------- /BBB_ccip_async/hw/par/ccip_async_addenda.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/par/ccip_async_addenda.qsf -------------------------------------------------------------------------------- /BBB_ccip_async/hw/par/sample_ccip_async_import.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/par/sample_ccip_async_import.qsf -------------------------------------------------------------------------------- /BBB_ccip_async/hw/rtl/ccip_afifo_channel.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/rtl/ccip_afifo_channel.sv -------------------------------------------------------------------------------- /BBB_ccip_async/hw/rtl/ccip_async_activity_cnt.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/rtl/ccip_async_activity_cnt.sv -------------------------------------------------------------------------------- /BBB_ccip_async/hw/rtl/ccip_async_shim.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/rtl/ccip_async_shim.sv -------------------------------------------------------------------------------- /BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt -------------------------------------------------------------------------------- /BBB_ccip_async/samples/async_nlb100.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/samples/async_nlb100.sv -------------------------------------------------------------------------------- /BBB_ccip_async/samples/async_nlb150.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/samples/async_nlb150.sv -------------------------------------------------------------------------------- /BBB_ccip_async/samples/async_nlb200.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/samples/async_nlb200.sv -------------------------------------------------------------------------------- /BBB_ccip_async/samples/async_nlb300.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_async/samples/async_nlb300.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/RELEASE_NOTES: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/RELEASE_NOTES -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/par/ccip_mux.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/par/ccip_mux.qsf -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/ccip_front_end.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/ccip_front_end.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/ccip_if_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/ccip_if_pkg.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/ccip_mux.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/ccip_mux.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/fair_arbiter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/fair_arbiter.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/gram_sdp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/gram_sdp.v -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/rtl/vendor_defines.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/rtl/vendor_defines.vh -------------------------------------------------------------------------------- /BBB_ccip_mux/hw/sim/mux_simfiles.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/hw/sim/mux_simfiles.list -------------------------------------------------------------------------------- /BBB_ccip_mux/samples/hw/ReadMe.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/samples/hw/ReadMe.txt -------------------------------------------------------------------------------- /BBB_ccip_mux/samples/hw/ccip_std_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/samples/hw/ccip_std_afu.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/samples/hw/nlb_csr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/samples/hw/nlb_csr.sv -------------------------------------------------------------------------------- /BBB_ccip_mux/samples/sw/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/samples/sw/README -------------------------------------------------------------------------------- /BBB_ccip_mux/samples/sw/hello_fpga_mux.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_ccip_mux/samples/sw/hello_fpga_mux.c -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/mpf_vtp_sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/mpf_vtp_sources.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/svc_shims/common/mpf_vtp_svc_mmio.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/svc_shims/common/mpf_vtp_svc_mmio.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_avalon_mem_rdwr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_avalon_mem_rdwr.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_axi_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_axi_mem.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_ccip.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/svc_shims/mpf_vtp_svc_ofs_ccip.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip_c0.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip_c0.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip_c1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/ccip/mpf_vtp_translate_ofs_ccip_c1.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_chan.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_chan.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_avalon_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_avalon_mem.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_avalon_mem_rdwr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_avalon_mem_rdwr.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_axi_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/hw/rtl/translate/mpf_vtp_translate_ofs_axi_mem.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/avalon/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/avalon/afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/avalon/ofs_plat_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/avalon/ofs_plat_afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/avalon/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/avalon/sources.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/axi/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/axi/afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/axi/ofs_plat_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/axi/ofs_plat_afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/axi/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/axi/sources.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip/afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip/ofs_plat_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip/ofs_plat_afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip/sources.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/afu_translate_fail_template.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/afu_translate_fail_template.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/ofs_plat_afu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/ofs_plat_afu.sv -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/sources.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/ccip_hc1avmm/sources.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/common/host_chan_vtp.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/common/host_chan_vtp.json -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/hw/rtl/common/sources_common.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/hw/rtl/common/sources_common.txt -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/sw/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/sw/.gitignore -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/sw/Makefile -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/sw/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/sw/main.c -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/sw/test_host_chan_vtp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/sw/test_host_chan_vtp.c -------------------------------------------------------------------------------- /BBB_mpf_vtp/tests/sw/test_host_chan_vtp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/BBB_mpf_vtp/tests/sw/test_host_chan_vtp.h -------------------------------------------------------------------------------- /CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/CMakeLists.txt -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/COPYING -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/README.md -------------------------------------------------------------------------------- /Security.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/Security.md -------------------------------------------------------------------------------- /cmake/modules/BBB.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/cmake/modules/BBB.cmake -------------------------------------------------------------------------------- /cmake/modules/compiler_config.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/cmake/modules/compiler_config.cmake -------------------------------------------------------------------------------- /drivers/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/.gitignore -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/Makefile -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/fpga_near_mem_map.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/fpga_near_mem_map.c -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/fpga_near_mem_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/fpga_near_mem_map.h -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/lib/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/lib/CMakeLists.txt -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/lib/cmake/modules/FindNuma.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/lib/cmake/modules/FindNuma.cmake -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/lib/include/opae/fpga_near_mem_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/lib/include/opae/fpga_near_mem_map.h -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/lib/src/page_info.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/lib/src/page_info.c -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/test/.gitignore: -------------------------------------------------------------------------------- 1 | test_basic 2 | -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/test/Makefile -------------------------------------------------------------------------------- /drivers/fpga_near_mem_map/test/test_basic.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/fpga_near_mem_map/test/test_basic.c -------------------------------------------------------------------------------- /drivers/mmu_monitor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/Makefile -------------------------------------------------------------------------------- /drivers/mmu_monitor/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/README -------------------------------------------------------------------------------- /drivers/mmu_monitor/mmu_monitor.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/mmu_monitor.c -------------------------------------------------------------------------------- /drivers/mmu_monitor/mmu_monitor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/mmu_monitor.h -------------------------------------------------------------------------------- /drivers/mmu_monitor/test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/test/Makefile -------------------------------------------------------------------------------- /drivers/mmu_monitor/test/test_basic.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/drivers/mmu_monitor/test/test_basic.c -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/README.md -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/README.md -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/report_timing.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/report_timing.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clock_defs.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clock_defs.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clock_freqs_compute.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clock_freqs_compute.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clocks.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/a10_partial_reconfig/user_clocks.sdc -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/green_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/green_top.sv -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/platform_db/a10_gx_intg_xeon_bdx.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/platform_db/a10_gx_intg_xeon_bdx.json -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/files/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/files/run.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-5.0.3-Release/install.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-5.0.3-Release/install.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/README.md -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/files/green_bs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/files/green_bs.sv -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/files/green_hssi_if_e10_null.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/files/green_hssi_if_e10_null.sv -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/files/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/files/run.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/files/skx_user_clocks.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/files/skx_user_clocks.sdc -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.3.0/install.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.3.0/install.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/README.md -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/compute_user_clock_freqs.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/compute_user_clock_freqs.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/report_timing.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/report_timing.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/user_clock_defs.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/a10_partial_reconfig/user_clock_defs.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/green_bs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/green_bs.sv -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/platform_db/a10_gx_intg_xeon_skx.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/platform_db/a10_gx_intg_xeon_skx.json -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/run.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/files/skx_user_clocks.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/files/skx_user_clocks.sdc -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/SR-6.4.0/install.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/SR-6.4.0/install.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/README.md -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/a10_partial_reconfig/compute_user_clock_freqs.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/a10_partial_reconfig/compute_user_clock_freqs.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/a10_partial_reconfig/report_timing.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/a10_partial_reconfig/report_timing.tcl -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/dcp_user_clocks.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/dcp_user_clocks.sdc -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/green_bs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/green_bs.sv -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/platform_db/a10_gx_pac.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/platform_db/a10_gx_pac.json -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/files/run.sh -------------------------------------------------------------------------------- /platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/install.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/platform-ifc-mgr-compat/a10_gx_pac_ias_1_0/install.sh -------------------------------------------------------------------------------- /samples/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/samples/README.md -------------------------------------------------------------------------------- /samples/tutorial/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OPAE/intel-fpga-bbb/HEAD/samples/tutorial/README.md --------------------------------------------------------------------------------