├── .gitignore ├── LICENSE ├── README.md ├── bitstreams └── Alhambra-II │ ├── demo-Alhambra-II.bin │ ├── soc-rars-MMIO-1-port.bin │ └── soc-rars-MMIO-2-ports.bin ├── blocks ├── Parts │ ├── Bus.ice │ ├── Flash-soc.ice │ ├── IO.ice │ ├── RAM-1KB-soc.ice │ ├── RAM-1KB.ice │ ├── SPI_flash.ice │ ├── uart-soc.ice │ └── uart.ice ├── RV32i.ice └── RV32imc.ice ├── firmware ├── soc-demo │ ├── src-asm │ │ ├── 01-leds.bin │ │ ├── 01-leds.s │ │ ├── 02-count-rars.s │ │ ├── 02-count-sim.s │ │ ├── 02-count.bin │ │ ├── 02-count.s │ │ ├── 03-count2.s │ │ ├── Makefile │ │ ├── sections.lds │ │ └── test.s │ └── src-c │ │ ├── Makefile │ │ ├── leds-on.bin │ │ ├── leds-on.c │ │ ├── leds-on.s │ │ ├── sections.lds │ │ ├── start.s │ │ ├── test.bin │ │ └── test.c ├── soc-rars-MMIO-1-port │ └── rars │ │ ├── counter.bin │ │ ├── counter.s │ │ ├── counter.sh │ │ ├── leds-on.bin │ │ ├── leds-on.s │ │ └── leds-on.sh └── soc-rars-MMIO-2-ports │ └── rars │ ├── 01-leds-on.bin │ ├── 01-leds-on.s │ ├── 02-test-2-ports.bin │ ├── 02-test-2-ports.s │ └── test-2-ports.sh ├── package.json ├── soc-demo.ice ├── soc-rars-MMIO-1-port.ice ├── soc-rars-MMIO-2-ports.ice └── wiki ├── github-project-logo.png ├── project-logo.png ├── src ├── github-project-logo.svg └── project-logo.svg └── v1.2.0 ├── demo-01.gif └── terminal-01.png /.gitignore: -------------------------------------------------------------------------------- 1 | ice-build/ 2 | rars1_5.jar 3 | -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/README.md -------------------------------------------------------------------------------- /bitstreams/Alhambra-II/demo-Alhambra-II.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/bitstreams/Alhambra-II/demo-Alhambra-II.bin -------------------------------------------------------------------------------- /bitstreams/Alhambra-II/soc-rars-MMIO-1-port.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/bitstreams/Alhambra-II/soc-rars-MMIO-1-port.bin -------------------------------------------------------------------------------- /bitstreams/Alhambra-II/soc-rars-MMIO-2-ports.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/bitstreams/Alhambra-II/soc-rars-MMIO-2-ports.bin -------------------------------------------------------------------------------- /blocks/Parts/Bus.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/Bus.ice -------------------------------------------------------------------------------- /blocks/Parts/Flash-soc.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/Flash-soc.ice -------------------------------------------------------------------------------- /blocks/Parts/IO.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/IO.ice -------------------------------------------------------------------------------- /blocks/Parts/RAM-1KB-soc.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/RAM-1KB-soc.ice -------------------------------------------------------------------------------- /blocks/Parts/RAM-1KB.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/RAM-1KB.ice -------------------------------------------------------------------------------- /blocks/Parts/SPI_flash.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/SPI_flash.ice -------------------------------------------------------------------------------- /blocks/Parts/uart-soc.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/uart-soc.ice -------------------------------------------------------------------------------- /blocks/Parts/uart.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/Parts/uart.ice -------------------------------------------------------------------------------- /blocks/RV32i.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/RV32i.ice -------------------------------------------------------------------------------- /blocks/RV32imc.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/blocks/RV32imc.ice -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/01-leds.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/01-leds.bin -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/01-leds.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/01-leds.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/02-count-rars.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/02-count-rars.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/02-count-sim.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/02-count-sim.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/02-count.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/02-count.bin -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/02-count.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/02-count.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/03-count2.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/03-count2.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/Makefile -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/sections.lds -------------------------------------------------------------------------------- /firmware/soc-demo/src-asm/test.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-asm/test.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/Makefile -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/leds-on.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/leds-on.bin -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/leds-on.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/leds-on.c -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/leds-on.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/leds-on.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/sections.lds -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/start.s -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/test.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/test.bin -------------------------------------------------------------------------------- /firmware/soc-demo/src-c/test.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-demo/src-c/test.c -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/counter.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/counter.bin -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/counter.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/counter.s -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/counter.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/counter.sh -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/leds-on.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/leds-on.bin -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/leds-on.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/leds-on.s -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-1-port/rars/leds-on.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-1-port/rars/leds-on.sh -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-2-ports/rars/01-leds-on.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-2-ports/rars/01-leds-on.bin -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-2-ports/rars/01-leds-on.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-2-ports/rars/01-leds-on.s -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-2-ports/rars/02-test-2-ports.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-2-ports/rars/02-test-2-ports.bin -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-2-ports/rars/02-test-2-ports.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-2-ports/rars/02-test-2-ports.s -------------------------------------------------------------------------------- /firmware/soc-rars-MMIO-2-ports/rars/test-2-ports.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/firmware/soc-rars-MMIO-2-ports/rars/test-2-ports.sh -------------------------------------------------------------------------------- /package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/package.json -------------------------------------------------------------------------------- /soc-demo.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/soc-demo.ice -------------------------------------------------------------------------------- /soc-rars-MMIO-1-port.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/soc-rars-MMIO-1-port.ice -------------------------------------------------------------------------------- /soc-rars-MMIO-2-ports.ice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/soc-rars-MMIO-2-ports.ice -------------------------------------------------------------------------------- /wiki/github-project-logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/github-project-logo.png -------------------------------------------------------------------------------- /wiki/project-logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/project-logo.png -------------------------------------------------------------------------------- /wiki/src/github-project-logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/src/github-project-logo.svg -------------------------------------------------------------------------------- /wiki/src/project-logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/src/project-logo.svg -------------------------------------------------------------------------------- /wiki/v1.2.0/demo-01.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/v1.2.0/demo-01.gif -------------------------------------------------------------------------------- /wiki/v1.2.0/terminal-01.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/RISC-V-FPGA/HEAD/wiki/v1.2.0/terminal-01.png --------------------------------------------------------------------------------