├── .gitignore ├── LICENSE ├── README.md └── tutorial ├── Alhambra_II ├── Readme.md ├── T01-setbit │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── Readme.md │ ├── images │ │ ├── T01-setbit-iCEstick.png │ │ ├── T01-setbit-simul-1.png │ │ ├── setbit-1.png │ │ ├── setbit-1.svg │ │ ├── setbit-2.png │ │ ├── setbit-2.svg │ │ ├── setbit-3.png │ │ └── setbit-3.svg │ ├── pio │ │ ├── .gitignore │ │ ├── platformio.ini │ │ └── src │ │ │ ├── setbit.pcf │ │ │ ├── setbit.v │ │ │ ├── setbit_tb.gtkw │ │ │ └── setbit_tb.v │ ├── setbit.pcf │ ├── setbit.v │ ├── setbit_tb.gtkw │ └── setbit_tb.v ├── T02-Fport │ ├── Fport.pcf │ ├── Fport.v │ ├── Fport_tb.gtkw │ ├── Fport_tb.v │ ├── Makefile │ ├── Readme.md │ └── images │ │ ├── Fport-1.png │ │ ├── Fport-1.svg │ │ ├── Fport-2.png │ │ ├── Fport-2.svg │ │ ├── Fport-3.png │ │ ├── Fport-3.svg │ │ ├── Fport-4.png │ │ ├── Fport-iCEstick-1.png │ │ ├── Fport-iCEstick-2.png │ │ └── Fport-sim-1.png ├── T03-inv │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T03-inv-iCEstick-1.png │ │ ├── T03-inv-iCEstick-3.png │ │ ├── inv-1.png │ │ ├── inv-1.svg │ │ ├── inv-2.png │ │ ├── inv-2.svg │ │ ├── inv-3.png │ │ ├── inv-3.svg │ │ ├── inv-4.png │ │ ├── inv-4.svg │ │ └── inv-5.png │ ├── inv.pcf │ ├── inv.v │ ├── inv_tb.gtkw │ └── inv_tb.v ├── T04-counter │ ├── Makefile │ ├── Readme.md │ ├── counter.pcf │ ├── counter.v │ ├── counter_tb.gtkw │ ├── counter_tb.v │ └── images │ │ ├── T04-counter-iCEstick-1.png │ │ ├── T04-counter-sim-1.png │ │ ├── counter-1.png │ │ ├── counter-1.svg │ │ ├── counter-2.png │ │ ├── counter-2.svg │ │ ├── counter-3.png │ │ └── counter-3.svg ├── T05-prescaler │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T05-prescaler-iCEstick-1.png │ │ ├── T05-prescaler-sim-N-2.png │ │ ├── T05-prescaler-sim-N-3.png │ │ ├── prescaler-1.png │ │ ├── prescaler-1.svg │ │ ├── prescaler-2.png │ │ ├── prescaler-2.svg │ │ ├── prescaler-3.png │ │ ├── prescaler-3.svg │ │ ├── prescaler-4.png │ │ ├── prescaler-4.svg │ │ ├── prescaler-5.png │ │ ├── prescaler-5.svg │ │ ├── prescaler-6.png │ │ └── prescaler-6.svg │ ├── prescaler.pcf │ ├── prescaler.v │ ├── prescaler_tb.gtkw │ └── prescaler_tb.v ├── T06-multiples-prescalers │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T06-mpres-iCEstick-1.png │ │ ├── T06-mpres-sim-1.png │ │ ├── mpres-1.png │ │ ├── mpres-1.svg │ │ ├── mpres-2.png │ │ └── mpres-2.svg │ ├── mpres.pcf │ ├── mpres.v │ ├── mpres_tb.gtkw │ ├── mpres_tb.v │ └── prescaler.v ├── T07-contador-prescaler │ ├── Makefile │ ├── Readme.md │ ├── counter4.pcf │ ├── counter4.v │ ├── counter4_tb.gtkw │ ├── counter4_tb.v │ ├── images │ │ ├── T07-counter4-simulation-1.png │ │ ├── counter4-1.png │ │ └── counter4-1.svg │ └── prescaler.v ├── T08-register │ ├── Makefile │ ├── Readme.md │ ├── blink4.pcf │ ├── blink4.v │ ├── blink4_tb.gtkw │ ├── blink4_tb.v │ ├── images │ │ ├── T08-blink4-iCEstick-1.png │ │ ├── T08-blink4-sim-1.png │ │ ├── blink4-1.png │ │ ├── blink4-1.svg │ │ ├── blink4-2.png │ │ ├── blink4-2.svg │ │ ├── blink4-3.png │ │ ├── blink4-3.svg │ │ ├── blink4-4.png │ │ └── blink4-4.svg │ └── prescaler.v ├── T09-inicializador │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T09-init-iCEstorm-1.png │ │ ├── T09-init-sim.png │ │ ├── init-1.png │ │ ├── init-1.svg │ │ ├── init-2.png │ │ ├── init-2.svg │ │ ├── init-3.png │ │ ├── init-3.svg │ │ ├── init-4.png │ │ └── init-4.svg │ ├── init.pcf │ ├── init.v │ ├── init_tb.gtkw │ └── init_tb.v ├── T10-shif-register │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T10-shift4-sim-1.png │ │ ├── shift4-1.png │ │ ├── shift4-1.svg │ │ ├── shift4-2.png │ │ ├── shift4-2.svg │ │ ├── shift4-3.png │ │ ├── shift4-3.svg │ │ ├── shift4-4.png │ │ └── shift4-4.svg │ ├── prescaler.v │ ├── shift4.pcf │ ├── shift4.v │ ├── shift4_tb.gtkw │ └── shift4_tb.v ├── T11-mux-2-1 │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T11-mux2-simulation.png │ │ ├── mux2-1.png │ │ ├── mux2-1.svg │ │ ├── mux2-2.png │ │ ├── mux2-2.svg │ │ ├── mux2-3.png │ │ ├── mux2-3.svg │ │ ├── mux2-4.png │ │ └── mux2-4.svg │ ├── mux2.pcf │ ├── mux2.v │ ├── mux2_tb.gtkw │ ├── mux2_tb.v │ └── prescaler.v ├── T12-mux-4-1 │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T12-mux4-sim-1.png │ │ ├── mux4-1.png │ │ ├── mux4-1.svg │ │ ├── mux4-2.png │ │ ├── mux4-2.svg │ │ ├── mux4-3.png │ │ ├── mux4-3.svg │ │ ├── mux4-4.png │ │ ├── mux4-4.svg │ │ ├── mux4-5.png │ │ └── mux4-5.svg │ ├── mux4.pcf │ ├── mux4.v │ ├── mux4_tb.gtkw │ ├── mux4_tb.v │ └── prescaler.v ├── T13-reg-init │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T13-reginit-sim.png │ │ ├── reginit-1.png │ │ ├── reginit-1.svg │ │ ├── reginit-2.png │ │ ├── reginit-2.svg │ │ ├── reginit-3.png │ │ ├── reginit-3.svg │ │ ├── reginit-4.png │ │ ├── reginit-4.svg │ │ ├── reginit-5.png │ │ ├── reginit-5.svg │ │ ├── reginit-6.png │ │ └── reginit-6.svg │ ├── prescaler.v │ ├── reginit.pcf │ ├── reginit.v │ ├── reginit_tb.gtkw │ └── reginit_tb.v ├── T14-regreset │ ├── Makefile │ ├── Readme.md │ ├── images │ │ ├── T14-regreset-leds-seq1.png │ │ ├── T14-regreset-leds-seq2.png │ │ ├── T14-regreset-sim-1.png │ │ ├── regreset-1.png │ │ ├── regreset-1.svg │ │ ├── regreset-2.png │ │ ├── regreset-2.svg │ │ ├── regreset-3.png │ │ ├── regreset-3.svg │ │ ├── regreset-4.png │ │ └── regreset-4.svg │ ├── prescaler.v │ ├── register.v │ ├── regreset.pcf │ ├── regreset.v │ ├── regreset4.v │ ├── regreset_tb.gtkw │ └── regreset_tb.v ├── T15-divisor │ ├── Makefile │ ├── Readme.md │ ├── div3.pcf │ ├── div3.v │ ├── div3_tb.gtkw │ ├── div3_tb.v │ ├── divM.pcf │ ├── divM.v │ ├── divM_tb.gtkw │ ├── divM_tb.v │ └── images │ │ ├── div3-sintesis.png │ │ ├── div3-sintesis.svg │ │ ├── div3_sim.png │ │ ├── div3_tb.png │ │ ├── div3_tb.svg │ │ ├── divM-sintesis.png │ │ ├── divM-sintesis.svg │ │ ├── divM_sim_M5.png │ │ ├── divM_sim_M7.png │ │ ├── divisor-1.png │ │ ├── divisor-1.svg │ │ ├── divisor-2.png │ │ ├── divisor-2.svg │ │ ├── divisor-3.png │ │ ├── divisor-3.svg │ │ ├── divisor-4.png │ │ └── divisor-4.svg ├── T16-countsec │ ├── Makefile │ ├── Readme.md │ ├── countsec.pcf │ ├── countsec.v │ ├── countsec_tb.gtkw │ ├── countsec_tb.v │ ├── divider.v │ ├── divider.vh │ └── images │ │ ├── T16-countsec-sim-1.png │ │ ├── countsec-1.png │ │ ├── countsec-1.svg │ │ ├── countsec-2.png │ │ └── countsec-2.svg ├── T17-tones │ ├── Makefile │ ├── Readme.md │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T17-calculo-divisor-1Khz.png │ │ ├── T17-calculo-divisor-1Khz.svg │ │ ├── T17-formula-divisor.png │ │ ├── T17-formula-divisor.svg │ │ ├── T17-tones-icestick-1.png │ │ ├── T17-tones-sim1.png │ │ ├── tones-1.png │ │ ├── tones-1.svg │ │ ├── tones-2.png │ │ ├── tones-2.svg │ │ ├── tones-3.png │ │ └── tones-3.svg │ ├── tones.pcf │ ├── tones.v │ ├── tones_tb.gtkw │ └── tones_tb.v ├── T18-notas │ ├── Makefile │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T18-notas-sim-1.png │ │ ├── notas-1.png │ │ ├── notas-1.svg │ │ ├── notas-2.png │ │ ├── notas-3.png │ │ └── notas-3.svg │ ├── notas.pcf │ ├── notas.v │ ├── notas_gen.py │ ├── notas_tb.gtkw │ └── notas_tb.v ├── T19-secnotas │ ├── Makefile │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T19-secnotas-sim-1.png │ │ ├── secnotas-1.png │ │ ├── secnotas-1.svg │ │ ├── secnotas-2.png │ │ ├── secnotas-2.svg │ │ ├── secnotas-3.png │ │ ├── secnotas-3.svg │ │ └── secnotas-4.png │ ├── secnotas.pcf │ ├── secnotas.v │ ├── secnotas_tb.gtkw │ └── secnotas_tb.v ├── T20-serialcomm-1 │ ├── Makefile │ ├── echowire1.pcf │ ├── echowire1.v │ ├── echowire1_tb.gtkw │ ├── echowire1_tb.v │ ├── echowire2.pcf │ ├── echowire2.v │ ├── echowire2_tb.gtkw │ ├── echowire2_tb.v │ └── images │ │ ├── echowire1-sim.png │ │ ├── echowire2-icestick.png │ │ ├── echowire2-icestick.svg │ │ ├── echowire2-sim.png │ │ ├── gtkterm-screenshot-1.png │ │ ├── gtkterm-screenshot-2.png │ │ ├── gtkterm-screenshot-3.png │ │ ├── serialcomm-1.png │ │ ├── serialcomm-1.svg │ │ ├── serialcomm-2.png │ │ ├── serialcomm-2.svg │ │ ├── serialcomm-3.png │ │ ├── serialcomm-3.svg │ │ ├── serialcomm-4.png │ │ ├── serialcomm-4.svg │ │ ├── serialcomm-5.png │ │ ├── serialcomm-5.svg │ │ ├── serialcomm-6.png │ │ └── serialcomm-6.svg ├── T21-baud-tx │ ├── Makefile │ ├── baudgen.vh │ ├── baudtx.pcf │ ├── baudtx.v │ ├── baudtx2.pcf │ ├── baudtx2.v │ ├── baudtx2_tb.gtkw │ ├── baudtx2_tb.v │ ├── baudtx3.pcf │ ├── baudtx3.v │ ├── baudtx3_tb.gtkw │ ├── baudtx3_tb.v │ ├── baudtx_tb.gtkw │ ├── baudtx_tb.v │ ├── divider.v │ ├── divider.vh │ └── images │ │ ├── baudtx-1-gtkterm.png │ │ ├── baudtx-1-sim.png │ │ ├── baudtx-1.png │ │ ├── baudtx-1.svg │ │ ├── baudtx-2-gtkterm.png │ │ ├── baudtx-2-sim.png │ │ ├── baudtx-3-gtkterm-ok.png │ │ ├── baudtx-3-gtkterm.png │ │ ├── baudtx-3.svg │ │ ├── baudtx2-1.png │ │ ├── baudtx2-1.svg │ │ ├── baudtx3-1.png │ │ ├── baudtx3-sim.png │ │ ├── k-car.png │ │ ├── k-car.svg │ │ ├── serial-frame-3.png │ │ ├── serial-frame-3.svg │ │ ├── serial-frame-4.png │ │ ├── serial-frame-4.svg │ │ ├── serial-frame-format-2.png │ │ ├── serial-frame-format-2.svg │ │ ├── serial-frame-format.png │ │ └── serial-frame-format.svg ├── T22-syncrules │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── baudgen-chronogram.png │ │ ├── baudgen-chronogram.svg │ │ ├── baudgen-diagram.png │ │ ├── baudgen-diagram.svg │ │ ├── baudtx-1-errors.png │ │ ├── baudtx-1-errors.svg │ │ ├── glitches-xor.png │ │ ├── glitches-xor.svg │ │ ├── regla-1-mismo-flanco.png │ │ ├── regla-1-mismo-flanco.svg │ │ ├── regla-2-unico-reloj.png │ │ ├── regla-2-unico-reloj.svg │ │ ├── regla-3-entradas-sincronizadas.png │ │ ├── regla-3-entradas-sincronizadas.svg │ │ ├── regla-4-entradas-sec-sincronizadas.png │ │ ├── regla-4-entradas-sec-sincronizadas.svg │ │ ├── regla-5-salidas-combinacionales.png │ │ ├── regla-5-salidas-combinacionales.svg │ │ ├── retardo-not.png │ │ ├── retardo-not.svg │ │ ├── sync-corazon.png │ │ ├── sync-corazon.svg │ │ ├── txtest-1-gtkterm.png │ │ ├── txtest-1-sim.png │ │ ├── txtest-2-gtkterm.png │ │ ├── txtest-2-sim.png │ │ ├── txtest-diagram.png │ │ ├── txtest-diagram.svg │ │ ├── txtest2-diagram.png │ │ ├── txtest2-diagram.svg │ │ ├── txtest3-diagram.png │ │ ├── txtest3-diagram.svg │ │ ├── txtest3-gtkterm.png │ │ ├── txtest3-sim.png │ │ ├── xor-contador.png │ │ └── xor-contador.svg │ ├── txtest.pcf │ ├── txtest.v │ ├── txtest2.pcf │ ├── txtest2.v │ ├── txtest2_tb.gtkw │ ├── txtest2_tb.v │ ├── txtest3.pcf │ ├── txtest3.v │ ├── txtest3_tb.gtkw │ ├── txtest3_tb.v │ ├── txtest_tb.gtkw │ └── txtest_tb.v ├── T23-fsmtx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── divider.vh │ ├── dividerp1.v │ ├── fsmtx.pcf │ ├── fsmtx.v │ ├── fsmtx2.pcf │ ├── fsmtx2.v │ ├── fsmtx2_tb.gtkw │ ├── fsmtx2_tb.v │ ├── fsmtx_tb.gtkw │ ├── fsmtx_tb.v │ └── images │ │ ├── fsmtx-1.png │ │ ├── fsmtx-1.svg │ │ ├── fsmtx-2.png │ │ ├── fsmtx-2.svg │ │ ├── fsmtx-3.png │ │ ├── fsmtx-3.svg │ │ ├── fsmtx-4.png │ │ ├── fsmtx-4.svg │ │ ├── fsmtx-gtkterm-1.png │ │ ├── fsmtx-sim-1.png │ │ ├── fsmtx2-1.png │ │ ├── fsmtx2-1.svg │ │ ├── fsmtx2-2.png │ │ ├── fsmtx2-2.svg │ │ ├── fsmtx2-gtkterm.png │ │ └── fsmtx2-sim.png ├── T24-uart-tx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── divider.vh │ ├── dividerp1.v │ ├── images │ │ ├── scicad-1.png │ │ ├── scicad-1.svg │ │ ├── scicad-2.png │ │ ├── scicad-2.svg │ │ ├── scicad-3.png │ │ ├── scicad-3.svg │ │ ├── scicad-4.png │ │ ├── scicad-4.svg │ │ ├── scicad-5.png │ │ ├── scicad-5.svg │ │ ├── scicad-6.odg │ │ ├── scicad-6.png │ │ ├── scicad1-gtkterm.png │ │ ├── scicad1-sim.png │ │ ├── scicad2-gtkterm.png │ │ └── scicad2-sim.png │ ├── scicad1.gtkw │ ├── scicad1.pcf │ ├── scicad1.v │ ├── scicad1_tb.gtkw │ ├── scicad1_tb.v │ ├── scicad2.pcf │ ├── scicad2.v │ ├── scicad2_tb.gtkw │ ├── scicad2_tb.v │ └── uart_tx.v ├── T25-uart-rx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── baudgen_rx.v │ ├── echo.pcf │ ├── echo.v │ ├── echo_tb.gtkw │ ├── echo_tb.v │ ├── images │ │ ├── eco-1.png │ │ ├── eco-1.svg │ │ ├── eco-gtkwave.png │ │ ├── eco-test.png │ │ ├── rxleds-1.png │ │ ├── rxleds-1.svg │ │ ├── rxleds-gtkwave.png │ │ ├── rxleds-orig.svg │ │ ├── rxleds-test.png │ │ ├── uart-rx-1.png │ │ ├── uart-rx-1.svg │ │ ├── uart-rx-2.png │ │ ├── uart-rx-2.svg │ │ ├── uart-rx-3.png │ │ ├── uart-rx-3.svg │ │ ├── uart-rx-4.png │ │ ├── uart-rx-4.svg │ │ ├── uart-rx-5.png │ │ └── uart-rx-5.svg │ ├── rxleds.pcf │ ├── rxleds.v │ ├── rxleds_tb.gtkw │ ├── rxleds_tb.v │ ├── uart_rx.v │ └── uart_tx.v ├── T26-rom │ ├── Makefile │ ├── divider.vh │ ├── dividerp1.v │ ├── images │ │ ├── rom32x4-1.png │ │ ├── rom32x4-1.svg │ │ ├── rom32x4-2.png │ │ ├── rom32x4-2.svg │ │ ├── rom32x4-3.svg │ │ ├── rom32x4-4.png │ │ ├── romhw-1.png │ │ ├── romhw-1.svg │ │ ├── romhw-sim.png │ │ ├── romhw-test.png │ │ ├── romleds-1.png │ │ ├── romleds-1.svg │ │ ├── romleds-sim.png │ │ ├── romleds2-sim1.png │ │ └── romleds2-sim2.png │ ├── rom1.list │ ├── rom16x4.v │ ├── rom2.list │ ├── rom32x4.v │ ├── romfile16x4.v │ ├── romhw.pcf │ ├── romhw.v │ ├── romhw_tb.gtkw │ ├── romhw_tb.v │ ├── romleds.pcf │ ├── romleds.v │ ├── romleds2.pcf │ ├── romleds2.v │ ├── romleds2_tb.gtkw │ ├── romleds2_tb.v │ ├── romleds_tb.gtkw │ └── romleds_tb.v ├── T27-rom-param │ ├── Makefile │ ├── divider.vh │ ├── dividerp1.v │ ├── genrom.v │ ├── genromleds.pcf │ ├── genromleds.v │ ├── genromleds_tb.gtkw │ ├── genromleds_tb.v │ ├── images │ │ ├── genrom-1.png │ │ ├── genrom-1.svg │ │ ├── genrom-2.png │ │ ├── genrom-2.svg │ │ ├── genrom-3.png │ │ ├── genrom-3.svg │ │ ├── genrom-sim-1.png │ │ ├── romnotes-1.png │ │ ├── romnotes-1.svg │ │ └── romnotes-sim-1.png │ ├── imperial.list │ ├── notas_gen.py │ ├── notegen.v │ ├── notegen.vh │ ├── rom1.list │ ├── romnotes.pcf │ ├── romnotes.v │ ├── romnotes_tb.gtkw │ └── romnotes_tb.v ├── T28-ram │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── baudgen_rx.v │ ├── buffer.pcf │ ├── buffer.v │ ├── buffer_tb.gtkw │ ├── buffer_tb.v │ ├── bufferini.list │ ├── bufferini_numbers.list │ ├── char2rom.py │ ├── genram.v │ ├── images │ │ ├── buffer-1.png │ │ ├── buffer-1.svg │ │ ├── buffer-2.png │ │ ├── buffer-2.svg │ │ ├── buffer-sim-1.png │ │ ├── buffer-sim-2.png │ │ ├── buffer-sim-3.png │ │ ├── buffer-test-1.png │ │ ├── genram-1.png │ │ ├── genram-1.svg │ │ ├── genram-2.png │ │ └── genram-2.svg │ ├── romnotes.pcf │ ├── uart_rx.v │ └── uart_tx.v ├── T29-tristate │ ├── Makefile │ ├── divider.v │ ├── divider.vh │ ├── dividerp1.v │ ├── error1.pcf │ ├── error1.v │ ├── error1_tb.gtkw │ ├── error1_tb.v │ ├── error2.pcf │ ├── error2.v │ ├── error2_tb.gtkw │ ├── error2_tb.v │ ├── images │ │ ├── error1-1.png │ │ ├── error1-1.svg │ │ ├── error1-sim.png │ │ ├── error2-1.png │ │ ├── error2-1.svg │ │ ├── tristate-1.png │ │ ├── tristate-1.svg │ │ ├── tristate-ex1-sim.png │ │ ├── tristate-ex1.png │ │ ├── tristate-ex1.svg │ │ ├── tristate-ex2-sim.png │ │ ├── tristate-ex2.png │ │ ├── tristate-ex2.svg │ │ ├── tristate-ex3.png │ │ ├── tristate-ex3.svg │ │ ├── tristate-ex4.png │ │ └── tristate-ex4.svg │ ├── tristate1.pcf │ ├── tristate1.v │ ├── tristate1_tb.gtkw │ ├── tristate1_tb.v │ ├── tristate2.pcf │ ├── tristate2.v │ ├── tristate2_tb.gtkw │ └── tristate2_tb.v └── T30-microbio │ ├── M0.asm │ ├── M1.asm │ ├── M2.asm │ ├── Makefile │ ├── TM1.asm │ ├── TM2.asm │ ├── divider.vh │ ├── dividerp1.v │ ├── genrom.v │ ├── images │ ├── M0-asm-picture.png │ ├── M0-asm-sim1.png │ ├── M1-asm-sim1.png │ ├── M2-asm-sim1.png │ ├── M2-asm-sim2.png │ ├── microbio-1.png │ ├── microbio-1.svg │ ├── microbio-2.png │ ├── microbio-2.svg │ ├── microbio-3.png │ ├── microbio-3.svg │ ├── microbio-4.png │ ├── microbio-4.svg │ ├── microbio-5.png │ ├── microbio-5.svg │ ├── microbio-6.png │ └── microbio-6.svg │ ├── masm.py │ ├── microbio.pcf │ ├── microbio.v │ ├── microbio_tb.gtkw │ ├── microbio_tb.v │ └── prog.list ├── ICE40-HX8K_Breakout_Board ├── T01-setbit │ ├── Makefile │ ├── Readme.md │ ├── T01-setbit.pcf │ ├── T01-setbit.v │ ├── T01-setbit_tb.gtkw │ ├── T01-setbit_tb.v │ └── bitstreams │ │ ├── Readme.md │ │ └── T01-setbit.bin ├── T02-Fport │ ├── Fport.pcf │ ├── Fport.v │ ├── Fport_tb.gtkw │ ├── Fport_tb.v │ ├── Makefile │ └── Readme.md ├── T03-inv │ ├── Makefile │ ├── Readme.md │ ├── inv.pcf │ ├── inv.v │ ├── inv_tb.gtkw │ └── inv_tb.v ├── T04-counter │ ├── Makefile │ ├── Readme.md │ ├── counter.pcf │ ├── counter.v │ ├── counter_tb.gtkw │ └── counter_tb.v └── T05-prescaler │ ├── Makefile │ ├── Readme.md │ ├── prescaler.pcf │ ├── prescaler.v │ ├── prescaler_tb.gtkw │ └── prescaler_tb.v ├── ICESTICK ├── T00-Intro │ └── images │ │ ├── bq-logo-cc-sa-small-150px.png │ │ ├── checkpoint-charlie.png │ │ ├── fpga-bitstream1.png │ │ ├── fpga-bitstream1.svg │ │ ├── fpga-config1.png │ │ ├── fpga-config1.svg │ │ ├── icestorm-1.png │ │ └── icestorm-1.svg ├── T01-setbit │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ ├── Readme.md │ │ └── setbit.bin │ ├── images │ │ ├── T01-setbit-iCEstick.png │ │ ├── T01-setbit-simul-1.png │ │ ├── setbit-1.png │ │ ├── setbit-1.svg │ │ ├── setbit-2.png │ │ ├── setbit-2.svg │ │ ├── setbit-3.png │ │ └── setbit-3.svg │ ├── pio │ │ ├── .gitignore │ │ ├── platformio.ini │ │ └── src │ │ │ ├── setbit.pcf │ │ │ ├── setbit.v │ │ │ ├── setbit_tb.gtkw │ │ │ └── setbit_tb.v │ ├── setbit.pcf │ ├── setbit.v │ ├── setbit_tb.gtkw │ └── setbit_tb.v ├── T02-Fport │ ├── Fport.pcf │ ├── Fport.v │ ├── Fport_tb.gtkw │ ├── Fport_tb.v │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── Fport.bin │ └── images │ │ ├── Fport-1.png │ │ ├── Fport-1.svg │ │ ├── Fport-2.png │ │ ├── Fport-2.svg │ │ ├── Fport-3.png │ │ ├── Fport-3.svg │ │ ├── Fport-4.png │ │ ├── Fport-iCEstick-1.png │ │ ├── Fport-iCEstick-2.png │ │ └── Fport-sim-1.png ├── T03-inv │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── inv.bin │ ├── images │ │ ├── T03-inv-iCEstick-1.png │ │ ├── T03-inv-iCEstick-3.png │ │ ├── inv-1.png │ │ ├── inv-1.svg │ │ ├── inv-2.png │ │ ├── inv-2.svg │ │ ├── inv-3.png │ │ ├── inv-3.svg │ │ ├── inv-4.png │ │ ├── inv-4.svg │ │ └── inv-5.png │ ├── inv.pcf │ ├── inv.v │ ├── inv_tb.gtkw │ └── inv_tb.v ├── T04-counter │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── counter.bin │ ├── counter.pcf │ ├── counter.v │ ├── counter_tb.gtkw │ ├── counter_tb.v │ └── images │ │ ├── T04-counter-iCEstick-1.png │ │ ├── T04-counter-sim-1.png │ │ ├── counter-1.png │ │ ├── counter-1.svg │ │ ├── counter-2.png │ │ ├── counter-2.svg │ │ ├── counter-3.png │ │ └── counter-3.svg ├── T05-prescaler │ ├── Makefile │ ├── Readme.md │ ├── bitstream │ │ └── prescaler.bin │ ├── images │ │ ├── T05-prescaler-iCEstick-1.png │ │ ├── T05-prescaler-sim-N-2.png │ │ ├── T05-prescaler-sim-N-3.png │ │ ├── prescaler-1.png │ │ ├── prescaler-1.svg │ │ ├── prescaler-2.png │ │ ├── prescaler-2.svg │ │ ├── prescaler-3.png │ │ ├── prescaler-3.svg │ │ ├── prescaler-4.png │ │ ├── prescaler-4.svg │ │ ├── prescaler-5.png │ │ ├── prescaler-5.svg │ │ ├── prescaler-6.png │ │ └── prescaler-6.svg │ ├── prescaler.pcf │ ├── prescaler.v │ ├── prescaler_tb.gtkw │ └── prescaler_tb.v ├── T06-multiples-prescalers │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── mpres.bin │ ├── images │ │ ├── T06-mpres-iCEstick-1.png │ │ ├── T06-mpres-sim-1.png │ │ ├── mpres-1.png │ │ ├── mpres-1.svg │ │ ├── mpres-2.png │ │ └── mpres-2.svg │ ├── mpres.pcf │ ├── mpres.v │ ├── mpres_tb.gtkw │ ├── mpres_tb.v │ └── prescaler.v ├── T07-contador-prescaler │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── counter4.bin │ ├── counter4.pcf │ ├── counter4.v │ ├── counter4_tb.gtkw │ ├── counter4_tb.v │ ├── images │ │ ├── T07-counter4-simulation-1.png │ │ ├── counter4-1.png │ │ └── counter4-1.svg │ └── prescaler.v ├── T08-register │ ├── Makefile │ ├── Readme.md │ ├── blink4.pcf │ ├── blink4.v │ ├── blink4_tb.gtkw │ ├── blink4_tb.v │ ├── images │ │ ├── T08-blink4-iCEstick-1.png │ │ ├── T08-blink4-sim-1.png │ │ ├── blink4-1.png │ │ ├── blink4-1.svg │ │ ├── blink4-2.png │ │ ├── blink4-2.svg │ │ ├── blink4-3.png │ │ ├── blink4-3.svg │ │ ├── blink4-4.png │ │ └── blink4-4.svg │ └── prescaler.v ├── T09-inicializador │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── init.bin │ ├── images │ │ ├── T09-init-iCEstorm-1.png │ │ ├── T09-init-sim.png │ │ ├── init-1.png │ │ ├── init-1.svg │ │ ├── init-2.png │ │ ├── init-2.svg │ │ ├── init-3.png │ │ ├── init-3.svg │ │ ├── init-4.png │ │ └── init-4.svg │ ├── init.pcf │ ├── init.v │ ├── init_tb.gtkw │ └── init_tb.v ├── T10-shif-register │ ├── Makefile │ ├── Readme.md │ ├── bitstream │ │ └── shift4.bin │ ├── images │ │ ├── T10-shift4-sim-1.png │ │ ├── shift4-1.png │ │ ├── shift4-1.svg │ │ ├── shift4-2.png │ │ ├── shift4-2.svg │ │ ├── shift4-3.png │ │ ├── shift4-3.svg │ │ ├── shift4-4.png │ │ └── shift4-4.svg │ ├── prescaler.v │ ├── shift4.pcf │ ├── shift4.v │ ├── shift4_tb.gtkw │ └── shift4_tb.v ├── T11-mux-2-1 │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── mux2.bin │ ├── images │ │ ├── T11-mux2-simulation.png │ │ ├── mux2-1.png │ │ ├── mux2-1.svg │ │ ├── mux2-2.png │ │ ├── mux2-2.svg │ │ ├── mux2-3.png │ │ ├── mux2-3.svg │ │ ├── mux2-4.png │ │ └── mux2-4.svg │ ├── mux2.pcf │ ├── mux2.v │ ├── mux2_tb.gtkw │ ├── mux2_tb.v │ └── prescaler.v ├── T12-mux-4-1 │ ├── Makefile │ ├── Readme.md │ ├── bitstream │ │ └── mux4.bin │ ├── images │ │ ├── T12-mux4-sim-1.png │ │ ├── mux4-1.png │ │ ├── mux4-1.svg │ │ ├── mux4-2.png │ │ ├── mux4-2.svg │ │ ├── mux4-3.png │ │ ├── mux4-3.svg │ │ ├── mux4-4.png │ │ ├── mux4-4.svg │ │ ├── mux4-5.png │ │ └── mux4-5.svg │ ├── mux4.pcf │ ├── mux4.v │ ├── mux4_tb.gtkw │ ├── mux4_tb.v │ └── prescaler.v ├── T13-reg-init │ ├── Makefile │ ├── Readme.md │ ├── bitstream │ │ └── reginit.bin │ ├── images │ │ ├── T13-reginit-sim.png │ │ ├── reginit-1.png │ │ ├── reginit-1.svg │ │ ├── reginit-2.png │ │ ├── reginit-2.svg │ │ ├── reginit-3.png │ │ ├── reginit-3.svg │ │ ├── reginit-4.png │ │ ├── reginit-4.svg │ │ ├── reginit-5.png │ │ ├── reginit-5.svg │ │ ├── reginit-6.png │ │ └── reginit-6.svg │ ├── prescaler.v │ ├── reginit.pcf │ ├── reginit.v │ ├── reginit_tb.gtkw │ └── reginit_tb.v ├── T14-regreset │ ├── Makefile │ ├── Readme.md │ ├── bitstream │ │ └── regreset.bin │ ├── images │ │ ├── T14-regreset-leds-seq1.png │ │ ├── T14-regreset-leds-seq2.png │ │ ├── T14-regreset-sim-1.png │ │ ├── regreset-1.png │ │ ├── regreset-1.svg │ │ ├── regreset-2.png │ │ ├── regreset-2.svg │ │ ├── regreset-3.png │ │ ├── regreset-3.svg │ │ ├── regreset-4.png │ │ └── regreset-4.svg │ ├── prescaler.v │ ├── register.v │ ├── regreset.pcf │ ├── regreset.v │ ├── regreset_tb.gtkw │ └── regreset_tb.v ├── T15-divisor │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ ├── div3.bin │ │ └── divM.bin │ ├── div3.pcf │ ├── div3.v │ ├── div3_tb.gtkw │ ├── div3_tb.v │ ├── divM.pcf │ ├── divM.v │ ├── divM_tb.gtkw │ ├── divM_tb.v │ └── images │ │ ├── div3-sintesis.png │ │ ├── div3-sintesis.svg │ │ ├── div3_sim.png │ │ ├── div3_tb.png │ │ ├── div3_tb.svg │ │ ├── divM-sintesis.png │ │ ├── divM-sintesis.svg │ │ ├── divM_sim_M5.png │ │ ├── divM_sim_M7.png │ │ ├── divisor-1.png │ │ ├── divisor-1.svg │ │ ├── divisor-2.png │ │ ├── divisor-2.svg │ │ ├── divisor-3.png │ │ ├── divisor-3.svg │ │ ├── divisor-4.png │ │ └── divisor-4.svg ├── T16-countsec │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── countsec.bin │ ├── countsec.pcf │ ├── countsec.v │ ├── countsec_tb.gtkw │ ├── countsec_tb.v │ ├── divider.v │ ├── divider.vh │ └── images │ │ ├── T16-countsec-sim-1.png │ │ ├── countsec-1.png │ │ ├── countsec-1.svg │ │ ├── countsec-2.png │ │ └── countsec-2.svg ├── T17-tones │ ├── Makefile │ ├── Readme.md │ ├── bitstreams │ │ └── tones.bin │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T17-calculo-divisor-1Khz.png │ │ ├── T17-calculo-divisor-1Khz.svg │ │ ├── T17-formula-divisor.png │ │ ├── T17-formula-divisor.svg │ │ ├── T17-tones-icestick-1.png │ │ ├── T17-tones-sim1.png │ │ ├── tones-1.png │ │ ├── tones-1.svg │ │ ├── tones-2.png │ │ ├── tones-2.svg │ │ ├── tones-3.png │ │ └── tones-3.svg │ ├── tones.pcf │ ├── tones.v │ ├── tones_tb.gtkw │ └── tones_tb.v ├── T18-notas │ ├── Makefile │ ├── bitstream │ │ └── notas.bin │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T18-notas-sim-1.png │ │ ├── notas-1.png │ │ ├── notas-1.svg │ │ ├── notas-2.png │ │ ├── notas-3.png │ │ └── notas-3.svg │ ├── notas.pcf │ ├── notas.v │ ├── notas_gen.py │ ├── notas_tb.gtkw │ └── notas_tb.v ├── T19-secnotas │ ├── Makefile │ ├── bitstream │ │ └── secnotas.bin │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── T19-secnotas-sim-1.png │ │ ├── secnotas-1.png │ │ ├── secnotas-1.svg │ │ ├── secnotas-2.png │ │ ├── secnotas-2.svg │ │ ├── secnotas-3.png │ │ ├── secnotas-3.svg │ │ └── secnotas-4.png │ ├── secnotas.pcf │ ├── secnotas.v │ ├── secnotas_tb.gtkw │ └── secnotas_tb.v ├── T20-serialcomm-1 │ ├── Makefile │ ├── bitstream │ │ ├── echowire1.bin │ │ └── echowire2.bin │ ├── echowire1.pcf │ ├── echowire1.v │ ├── echowire1_tb.gtkw │ ├── echowire1_tb.v │ ├── echowire2.pcf │ ├── echowire2.v │ ├── echowire2_tb.gtkw │ ├── echowire2_tb.v │ └── images │ │ ├── echowire1-sim.png │ │ ├── echowire2-icestick.png │ │ ├── echowire2-icestick.svg │ │ ├── echowire2-sim.png │ │ ├── gtkterm-screenshot-1.png │ │ ├── gtkterm-screenshot-2.png │ │ ├── gtkterm-screenshot-3.png │ │ ├── serialcomm-1.png │ │ ├── serialcomm-1.svg │ │ ├── serialcomm-2.png │ │ ├── serialcomm-2.svg │ │ ├── serialcomm-3.png │ │ ├── serialcomm-3.svg │ │ ├── serialcomm-4.png │ │ ├── serialcomm-4.svg │ │ ├── serialcomm-5.png │ │ ├── serialcomm-5.svg │ │ ├── serialcomm-6.png │ │ └── serialcomm-6.svg ├── T21-baud-tx │ ├── Makefile │ ├── baudgen.vh │ ├── baudtx.pcf │ ├── baudtx.v │ ├── baudtx2.pcf │ ├── baudtx2.v │ ├── baudtx2_tb.gtkw │ ├── baudtx2_tb.v │ ├── baudtx3.pcf │ ├── baudtx3.v │ ├── baudtx3_tb.gtkw │ ├── baudtx3_tb.v │ ├── baudtx_tb.gtkw │ ├── baudtx_tb.v │ ├── bitstreams │ │ ├── baudtx.bin │ │ ├── baudtx2.bin │ │ └── baudtx3.bin │ ├── divider.v │ ├── divider.vh │ └── images │ │ ├── baudtx-1-gtkterm.png │ │ ├── baudtx-1-sim.png │ │ ├── baudtx-1.png │ │ ├── baudtx-1.svg │ │ ├── baudtx-2-gtkterm.png │ │ ├── baudtx-2-sim.png │ │ ├── baudtx-3-gtkterm-ok.png │ │ ├── baudtx-3-gtkterm.png │ │ ├── baudtx-3.svg │ │ ├── baudtx2-1.png │ │ ├── baudtx2-1.svg │ │ ├── baudtx3-1.png │ │ ├── baudtx3-sim.png │ │ ├── k-car.png │ │ ├── k-car.svg │ │ ├── serial-frame-3.png │ │ ├── serial-frame-3.svg │ │ ├── serial-frame-4.png │ │ ├── serial-frame-4.svg │ │ ├── serial-frame-format-2.png │ │ ├── serial-frame-format-2.svg │ │ ├── serial-frame-format.png │ │ └── serial-frame-format.svg ├── T22-syncrules │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── bitstream │ │ ├── txtest.bin │ │ ├── txtest2.bin │ │ └── txtest3.bin │ ├── divider.v │ ├── divider.vh │ ├── images │ │ ├── baudgen-chronogram.png │ │ ├── baudgen-chronogram.svg │ │ ├── baudgen-diagram.png │ │ ├── baudgen-diagram.svg │ │ ├── baudtx-1-errors.png │ │ ├── baudtx-1-errors.svg │ │ ├── glitches-xor.png │ │ ├── glitches-xor.svg │ │ ├── regla-1-mismo-flanco.png │ │ ├── regla-1-mismo-flanco.svg │ │ ├── regla-2-unico-reloj.png │ │ ├── regla-2-unico-reloj.svg │ │ ├── regla-3-entradas-sincronizadas.png │ │ ├── regla-3-entradas-sincronizadas.svg │ │ ├── regla-4-entradas-sec-sincronizadas.png │ │ ├── regla-4-entradas-sec-sincronizadas.svg │ │ ├── regla-5-salidas-combinacionales.png │ │ ├── regla-5-salidas-combinacionales.svg │ │ ├── retardo-not.png │ │ ├── retardo-not.svg │ │ ├── sync-corazon.png │ │ ├── sync-corazon.svg │ │ ├── txtest-1-gtkterm.png │ │ ├── txtest-1-sim.png │ │ ├── txtest-2-gtkterm.png │ │ ├── txtest-2-sim.png │ │ ├── txtest-diagram.png │ │ ├── txtest-diagram.svg │ │ ├── txtest2-diagram.png │ │ ├── txtest2-diagram.svg │ │ ├── txtest3-diagram.png │ │ ├── txtest3-diagram.svg │ │ ├── txtest3-gtkterm.png │ │ ├── txtest3-sim.png │ │ ├── xor-contador.png │ │ └── xor-contador.svg │ ├── txtest.pcf │ ├── txtest.v │ ├── txtest2.pcf │ ├── txtest2.v │ ├── txtest2_tb.gtkw │ ├── txtest2_tb.v │ ├── txtest3.pcf │ ├── txtest3.v │ ├── txtest3_tb.gtkw │ ├── txtest3_tb.v │ ├── txtest_tb.gtkw │ └── txtest_tb.v ├── T23-fsmtx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── bitstream │ │ ├── fsmtx.bin │ │ └── fsmtx2.bin │ ├── divider.vh │ ├── dividerp1.v │ ├── fsmtx.pcf │ ├── fsmtx.v │ ├── fsmtx2.pcf │ ├── fsmtx2.v │ ├── fsmtx2_tb.gtkw │ ├── fsmtx2_tb.v │ ├── fsmtx_tb.gtkw │ ├── fsmtx_tb.v │ └── images │ │ ├── fsmtx-1.png │ │ ├── fsmtx-1.svg │ │ ├── fsmtx-2.png │ │ ├── fsmtx-2.svg │ │ ├── fsmtx-3.png │ │ ├── fsmtx-3.svg │ │ ├── fsmtx-4.png │ │ ├── fsmtx-4.svg │ │ ├── fsmtx-gtkterm-1.png │ │ ├── fsmtx-sim-1.png │ │ ├── fsmtx2-1.png │ │ ├── fsmtx2-1.svg │ │ ├── fsmtx2-2.png │ │ ├── fsmtx2-2.svg │ │ ├── fsmtx2-gtkterm.png │ │ └── fsmtx2-sim.png ├── T24-uart-tx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── bitstreams │ │ ├── scicad1.bin │ │ └── scicad2.bin │ ├── divider.vh │ ├── dividerp1.v │ ├── images │ │ ├── scicad-1.png │ │ ├── scicad-1.svg │ │ ├── scicad-2.png │ │ ├── scicad-2.svg │ │ ├── scicad-3.png │ │ ├── scicad-3.svg │ │ ├── scicad-4.png │ │ ├── scicad-4.svg │ │ ├── scicad-5.png │ │ ├── scicad-5.svg │ │ ├── scicad-6.odg │ │ ├── scicad-6.png │ │ ├── scicad1-gtkterm.png │ │ ├── scicad1-sim.png │ │ ├── scicad2-gtkterm.png │ │ └── scicad2-sim.png │ ├── scicad1.gtkw │ ├── scicad1.pcf │ ├── scicad1.v │ ├── scicad1_tb.gtkw │ ├── scicad1_tb.v │ ├── scicad2.pcf │ ├── scicad2.v │ ├── scicad2_tb.gtkw │ ├── scicad2_tb.v │ └── uart_tx.v ├── T25-uart-rx │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── baudgen_rx.v │ ├── bitstreams │ │ ├── echo.bin │ │ └── rxleds.bin │ ├── echo.pcf │ ├── echo.v │ ├── echo_tb.gtkw │ ├── echo_tb.v │ ├── images │ │ ├── eco-1.png │ │ ├── eco-1.svg │ │ ├── eco-gtkwave.png │ │ ├── eco-test.png │ │ ├── rxleds-1.png │ │ ├── rxleds-1.svg │ │ ├── rxleds-gtkwave.png │ │ ├── rxleds-orig.svg │ │ ├── rxleds-test.png │ │ ├── uart-rx-1.png │ │ ├── uart-rx-1.svg │ │ ├── uart-rx-2.png │ │ ├── uart-rx-2.svg │ │ ├── uart-rx-3.png │ │ ├── uart-rx-3.svg │ │ ├── uart-rx-4.png │ │ ├── uart-rx-4.svg │ │ ├── uart-rx-5.png │ │ └── uart-rx-5.svg │ ├── rxleds.pcf │ ├── rxleds.v │ ├── rxleds_tb.gtkw │ ├── rxleds_tb.v │ ├── uart_rx.v │ └── uart_tx.v ├── T26-rom │ ├── Makefile │ ├── bitstreams │ │ ├── romhw.bin │ │ ├── romleds.bin │ │ ├── romleds2_rom1.bin │ │ └── romleds2_rom2.bin │ ├── divider.vh │ ├── dividerp1.v │ ├── images │ │ ├── rom32x4-1.png │ │ ├── rom32x4-1.svg │ │ ├── rom32x4-2.png │ │ ├── rom32x4-2.svg │ │ ├── rom32x4-3.svg │ │ ├── rom32x4-4.png │ │ ├── romhw-1.png │ │ ├── romhw-1.svg │ │ ├── romhw-sim.png │ │ ├── romhw-test.png │ │ ├── romleds-1.png │ │ ├── romleds-1.svg │ │ ├── romleds-sim.png │ │ ├── romleds2-sim1.png │ │ └── romleds2-sim2.png │ ├── rom1.list │ ├── rom16x4.v │ ├── rom2.list │ ├── rom32x4.v │ ├── romfile16x4.v │ ├── romhw.pcf │ ├── romhw.v │ ├── romhw_tb.gtkw │ ├── romhw_tb.v │ ├── romleds.pcf │ ├── romleds.v │ ├── romleds2.pcf │ ├── romleds2.v │ ├── romleds2_tb.gtkw │ ├── romleds2_tb.v │ ├── romleds_tb.gtkw │ └── romleds_tb.v ├── T27-rom-param │ ├── Makefile │ ├── bitstreams │ │ ├── genromleds.bin │ │ └── romnotes.bin │ ├── divider.vh │ ├── dividerp1.v │ ├── genrom.v │ ├── genromleds.pcf │ ├── genromleds.v │ ├── genromleds_tb.gtkw │ ├── genromleds_tb.v │ ├── images │ │ ├── genrom-1.png │ │ ├── genrom-1.svg │ │ ├── genrom-2.png │ │ ├── genrom-2.svg │ │ ├── genrom-3.png │ │ ├── genrom-3.svg │ │ ├── genrom-sim-1.png │ │ ├── romnotes-1.png │ │ ├── romnotes-1.svg │ │ └── romnotes-sim-1.png │ ├── imperial.list │ ├── notas_gen.py │ ├── notegen.v │ ├── notegen.vh │ ├── rom1.list │ ├── romnotes.pcf │ ├── romnotes.v │ ├── romnotes_tb.gtkw │ └── romnotes_tb.v ├── T28-ram │ ├── Makefile │ ├── baudgen.v │ ├── baudgen.vh │ ├── baudgen_rx.v │ ├── bitstreams │ │ └── buffer.bin │ ├── buffer.pcf │ ├── buffer.v │ ├── buffer_tb.gtkw │ ├── buffer_tb.v │ ├── bufferini.list │ ├── bufferini_numbers.list │ ├── char2rom.py │ ├── genram.v │ ├── images │ │ ├── buffer-1.png │ │ ├── buffer-1.svg │ │ ├── buffer-2.png │ │ ├── buffer-2.svg │ │ ├── buffer-sim-1.png │ │ ├── buffer-sim-2.png │ │ ├── buffer-sim-3.png │ │ ├── buffer-test-1.png │ │ ├── genram-1.png │ │ ├── genram-1.svg │ │ ├── genram-2.png │ │ └── genram-2.svg │ ├── uart_rx.v │ └── uart_tx.v ├── T29-tristate │ ├── Makefile │ ├── bitstreams │ │ ├── tristate1.bin │ │ └── tristate2.bin │ ├── divider.v │ ├── divider.vh │ ├── dividerp1.v │ ├── error1.pcf │ ├── error1.v │ ├── error1_tb.gtkw │ ├── error1_tb.v │ ├── error2.pcf │ ├── error2.v │ ├── error2_tb.gtkw │ ├── error2_tb.v │ ├── images │ │ ├── error1-1.png │ │ ├── error1-1.svg │ │ ├── error1-sim.png │ │ ├── error2-1.png │ │ ├── error2-1.svg │ │ ├── tristate-1.png │ │ ├── tristate-1.svg │ │ ├── tristate-ex1-sim.png │ │ ├── tristate-ex1.png │ │ ├── tristate-ex1.svg │ │ ├── tristate-ex2-sim.png │ │ ├── tristate-ex2.png │ │ ├── tristate-ex2.svg │ │ ├── tristate-ex3.png │ │ ├── tristate-ex3.svg │ │ ├── tristate-ex4.png │ │ └── tristate-ex4.svg │ ├── tristate1.pcf │ ├── tristate1.v │ ├── tristate1_tb.gtkw │ ├── tristate1_tb.v │ ├── tristate2.pcf │ ├── tristate2.v │ ├── tristate2_tb.gtkw │ └── tristate2_tb.v └── T30-microbio │ ├── M0.asm │ ├── M1.asm │ ├── M2.asm │ ├── Makefile │ ├── TM1.asm │ ├── TM2.asm │ ├── divider.vh │ ├── dividerp1.v │ ├── genrom.v │ ├── images │ ├── M0-asm-picture.png │ ├── M0-asm-sim1.png │ ├── M1-asm-sim1.png │ ├── M2-asm-sim1.png │ ├── M2-asm-sim2.png │ ├── microbio-1.png │ ├── microbio-1.svg │ ├── microbio-2.png │ ├── microbio-2.svg │ ├── microbio-3.png │ ├── microbio-3.svg │ ├── microbio-4.png │ ├── microbio-4.svg │ ├── microbio-5.png │ ├── microbio-5.svg │ ├── microbio-6.png │ └── microbio-6.svg │ ├── masm.py │ ├── microbio.pcf │ ├── microbio.v │ ├── microbio_tb.gtkw │ ├── microbio_tb.v │ └── prog.list ├── TinyFpgaBx ├── Makefile ├── Readme.md ├── baudgen.vh ├── divider.vh └── pins.pcf ├── doc ├── EB85.pdf ├── iCE40LPHXFamilyDataSheet.pdf ├── icestickusermanual.pdf └── images │ ├── Clifford-wolf-Ismael-Olea-icezum-alhambra.jpeg │ ├── FPGA-wars-logo-small.png │ ├── attribution-share-alike-creative-commons-license.png │ ├── icestick_icestudio_pinout.png │ ├── icestick_pinout.png │ ├── tutorial-fpga-logo.png │ └── tutorial-fpga-logo.svg └── tutorial-mac ├── README.md └── apple-mac-capitan.pdf /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/README.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/pio/.gitignore: -------------------------------------------------------------------------------- 1 | .pioenvs -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/pio/src/setbit.pcf: -------------------------------------------------------------------------------- 1 | set_io A 99 2 | 3 | 4 | -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/pio/src/setbit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/pio/src/setbit.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/setbit.pcf: -------------------------------------------------------------------------------- 1 | set_io A 45 #LED0 2 | -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/setbit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/setbit.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/setbit_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/setbit_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T01-setbit/setbit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T01-setbit/setbit_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Fport.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Fport.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Fport.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Fport.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Fport_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Fport_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Fport_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Fport_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-3.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T02-Fport/images/Fport-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T02-Fport/images/Fport-4.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-3.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-4.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-4.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/images/inv-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/images/inv-5.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/inv.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/inv.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/inv.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/inv_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/inv_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T03-inv/inv_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T03-inv/inv_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/counter.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/counter.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/counter.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/counter_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/counter_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T04-counter/counter_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T04-counter/counter_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T05-prescaler/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T05-prescaler/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T05-prescaler/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T05-prescaler/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T05-prescaler/prescaler.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T05-prescaler/prescaler.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T05-prescaler/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T05-prescaler/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T05-prescaler/prescaler_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T05-prescaler/prescaler_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/blink4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/blink4.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/blink4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/blink4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/blink4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/blink4_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/blink4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/blink4_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T08-register/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T08-register/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T09-inicializador/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T09-inicializador/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T09-inicializador/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T09-inicializador/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T09-inicializador/init.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T09-inicializador/init.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T09-inicializador/init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T09-inicializador/init.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T09-inicializador/init_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T09-inicializador/init_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T10-shif-register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T10-shif-register/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T10-shif-register/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T10-shif-register/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T10-shif-register/shift4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T10-shif-register/shift4.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T10-shif-register/shift4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T10-shif-register/shift4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/mux2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/mux2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/mux2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/mux2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/mux2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/mux2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/mux2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/mux2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T11-mux-2-1/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T11-mux-2-1/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/mux4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/mux4.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/mux4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/mux4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/mux4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/mux4_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/mux4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/mux4_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T12-mux-4-1/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T12-mux-4-1/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/reginit.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/reginit.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/reginit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/reginit.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/reginit_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/reginit_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T13-reg-init/reginit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T13-reg-init/reginit_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/prescaler.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/register.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/regreset.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/regreset.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/regreset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/regreset.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/regreset4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/regreset4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T14-regreset/regreset_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T14-regreset/regreset_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/div3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/div3.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/div3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/div3.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/div3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/div3_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/div3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/div3_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/divM.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/divM.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/divM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/divM.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/divM_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/divM_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T15-divisor/divM_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T15-divisor/divM_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/countsec.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/countsec.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/countsec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/countsec.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/countsec_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/countsec_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T16-countsec/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T16-countsec/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/Readme.md -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-3.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/images/tones-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/images/tones-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/tones.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/tones.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/tones.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/tones.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/tones_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/tones_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T17-tones/tones_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T17-tones/tones_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/images/notas-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/images/notas-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/images/notas-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/images/notas-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/images/notas-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/images/notas-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/images/notas-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/images/notas-3.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/images/notas-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/images/notas-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/notas.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/notas.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/notas.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/notas.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/notas_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/notas_gen.py -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/notas_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/notas_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T18-notas/notas_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T18-notas/notas_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/secnotas.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/secnotas.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/secnotas.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/secnotas.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T19-secnotas/secnotas_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T19-secnotas/secnotas_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T20-serialcomm-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T20-serialcomm-1/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T20-serialcomm-1/echowire1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T20-serialcomm-1/echowire1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T20-serialcomm-1/echowire2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T20-serialcomm-1/echowire2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx3.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx3.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx3_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx3_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/baudtx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/baudtx_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/images/k-car.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/images/k-car.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T21-baud-tx/images/k-car.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T21-baud-tx/images/k-car.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/baudgen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest3.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest3.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest3_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T22-syncrules/txtest_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T22-syncrules/txtest_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/baudgen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/fsmtx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/fsmtx_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-3.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-4.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T23-fsmtx/images/fsmtx-4.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/baudgen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad1.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad1.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad1.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad1_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad1_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/scicad2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/scicad2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T24-uart-tx/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T24-uart-tx/uart_tx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/baudgen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/baudgen_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/baudgen_rx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/echo.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/echo.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/echo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/echo.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/echo_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/echo_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/echo_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/echo_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/images/eco-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/images/eco-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/images/eco-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/images/eco-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/rxleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/rxleds.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/rxleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/rxleds.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/rxleds_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/rxleds_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/rxleds_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/rxleds_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/uart_rx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T25-uart-rx/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T25-uart-rx/uart_tx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-3.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/rom32x4-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/rom32x4-4.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/romhw-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/romhw-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/romhw-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/romhw-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/romhw-sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/romhw-sim.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/romleds-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/romleds-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/images/romleds-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/images/romleds-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/rom1.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/rom1.list -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/rom16x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/rom16x4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/rom2.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/rom2.list -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/rom32x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/rom32x4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romfile16x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romfile16x4.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romhw.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romhw.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romhw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romhw.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romhw_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romhw_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romhw_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romhw_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T26-rom/romleds_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T26-rom/romleds_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/genrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/genrom.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/genromleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/genromleds.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/genromleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/genromleds.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/imperial.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/imperial.list -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/notas_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/notas_gen.py -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/notegen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/notegen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/notegen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/notegen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/rom1.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/rom1.list -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/romnotes.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/romnotes.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/romnotes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/romnotes.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T27-rom-param/romnotes_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T27-rom-param/romnotes_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/baudgen.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/baudgen.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/baudgen_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/baudgen_rx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/buffer.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/buffer.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/buffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/buffer.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/buffer_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/buffer_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/buffer_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/buffer_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/bufferini.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/bufferini.list -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/char2rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/char2rom.py -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/genram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/genram.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/buffer-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/buffer-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/buffer-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/buffer-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/buffer-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/buffer-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/buffer-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/buffer-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/genram-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/genram-1.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/genram-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/genram-1.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/genram-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/genram-2.png -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/images/genram-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/images/genram-2.svg -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/romnotes.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/romnotes.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/uart_rx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T28-ram/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T28-ram/uart_tx.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/divider.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error1.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error1_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error1_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/error2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/error2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate1.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate1_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate2.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate2.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T29-tristate/tristate2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T29-tristate/tristate2_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/M0.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/M0.asm -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/M1.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/M1.asm -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/M2.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/M2.asm -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/Makefile -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/TM1.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/TM1.asm -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/TM2.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/TM2.asm -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/divider.vh -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/dividerp1.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/genrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/genrom.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/masm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/masm.py -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/microbio.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/microbio.pcf -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/microbio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/microbio.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/microbio_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/microbio_tb.v -------------------------------------------------------------------------------- /tutorial/Alhambra_II/T30-microbio/prog.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/Alhambra_II/T30-microbio/prog.list -------------------------------------------------------------------------------- /tutorial/ICE40-HX8K_Breakout_Board/T03-inv/inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICE40-HX8K_Breakout_Board/T03-inv/inv.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T00-Intro/images/icestorm-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T00-Intro/images/icestorm-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T00-Intro/images/icestorm-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T00-Intro/images/icestorm-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/bitstreams/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/bitstreams/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/images/setbit-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/images/setbit-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/pio/.gitignore: -------------------------------------------------------------------------------- 1 | .pioenvs -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/pio/platformio.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/pio/platformio.ini -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/pio/src/setbit.pcf: -------------------------------------------------------------------------------- 1 | set_io A 99 2 | 3 | 4 | -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/pio/src/setbit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/pio/src/setbit.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/pio/src/setbit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/pio/src/setbit_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/setbit.pcf: -------------------------------------------------------------------------------- 1 | set_io A 99 2 | 3 | 4 | -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/setbit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/setbit.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/setbit_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/setbit_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T01-setbit/setbit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T01-setbit/setbit_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Fport.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Fport.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Fport.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Fport.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Fport_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Fport_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Fport_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Fport_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/bitstreams/Fport.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/bitstreams/Fport.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T02-Fport/images/Fport-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T02-Fport/images/Fport-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/bitstreams/inv.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/bitstreams/inv.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-4.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/images/inv-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/images/inv-5.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/inv.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/inv.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/inv.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/inv_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/inv_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T03-inv/inv_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T03-inv/inv_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/counter.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/counter.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/counter.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/counter_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/counter_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T04-counter/counter_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T04-counter/counter_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/prescaler.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/prescaler.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/prescaler_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/prescaler_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T05-prescaler/prescaler_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T05-prescaler/prescaler_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T07-contador-prescaler/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T07-contador-prescaler/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/blink4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/blink4.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/blink4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/blink4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/blink4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/blink4_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/blink4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/blink4_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T08-register/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T08-register/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/init.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/init.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/init.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/init_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/init_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T09-inicializador/init_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T09-inicializador/init_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/shift4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/shift4.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/shift4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/shift4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T10-shif-register/shift4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T10-shif-register/shift4_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/bitstreams/mux2.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/bitstreams/mux2.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/images/mux2-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/images/mux2-4.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/mux2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/mux2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/mux2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/mux2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/mux2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/mux2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/mux2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/mux2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T11-mux-2-1/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T11-mux-2-1/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/bitstream/mux4.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/bitstream/mux4.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-4.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-5.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/images/mux4-5.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/images/mux4-5.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/mux4.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/mux4.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/mux4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/mux4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/mux4_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/mux4_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/mux4_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/mux4_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T12-mux-4-1/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T12-mux-4-1/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/reginit.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/reginit.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/reginit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/reginit.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/reginit_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/reginit_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T13-reg-init/reginit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T13-reg-init/reginit_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/prescaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/prescaler.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/register.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/regreset.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/regreset.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/regreset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/regreset.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/regreset_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/regreset_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T14-regreset/regreset_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T14-regreset/regreset_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/bitstreams/div3.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/bitstreams/div3.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/bitstreams/divM.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/bitstreams/divM.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/div3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/div3.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/div3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/div3.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/div3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/div3_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/div3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/div3_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/divM.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/divM.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/divM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/divM.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/divM_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/divM_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/divM_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/divM_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/images/div3_sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/images/div3_sim.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/images/div3_tb.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/images/div3_tb.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T15-divisor/images/div3_tb.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T15-divisor/images/div3_tb.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/countsec.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/countsec.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/countsec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/countsec.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/countsec_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/countsec_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/countsec_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/countsec_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T16-countsec/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T16-countsec/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/Readme.md -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/bitstreams/tones.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/bitstreams/tones.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/images/tones-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/images/tones-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/tones.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/tones.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/tones.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/tones.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/tones_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/tones_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T17-tones/tones_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T17-tones/tones_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/bitstream/notas.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/bitstream/notas.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/images/notas-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/images/notas-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/images/notas-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/images/notas-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/images/notas-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/images/notas-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/images/notas-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/images/notas-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/images/notas-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/images/notas-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/notas.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/notas.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/notas.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/notas.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/notas_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/notas_gen.py -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/notas_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/notas_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T18-notas/notas_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T18-notas/notas_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/secnotas.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/secnotas.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/secnotas.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/secnotas.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/secnotas_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/secnotas_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T19-secnotas/secnotas_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T19-secnotas/secnotas_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire1.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire1_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T20-serialcomm-1/echowire2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T20-serialcomm-1/echowire2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx3.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx3.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx3_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx3_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/baudtx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/baudtx_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/images/baudtx-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/images/baudtx-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/images/baudtx-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/images/baudtx-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/images/baudtx-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/images/baudtx-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/images/k-car.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/images/k-car.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T21-baud-tx/images/k-car.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T21-baud-tx/images/k-car.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/baudgen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest3.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest3.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest3.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest3_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest3_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest3_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest3_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T22-syncrules/txtest_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T22-syncrules/txtest_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/baudgen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/bitstream/fsmtx.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/bitstream/fsmtx.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/bitstream/fsmtx2.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/bitstream/fsmtx2.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/fsmtx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/fsmtx_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx-4.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T23-fsmtx/images/fsmtx2-sim.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/baudgen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-3.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-4.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-4.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-5.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-5.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-5.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-6.odg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-6.odg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/images/scicad-6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/images/scicad-6.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad1.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad1.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad1.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad1_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad1_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/scicad2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/scicad2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T24-uart-tx/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T24-uart-tx/uart_tx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/baudgen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/baudgen_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/baudgen_rx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/bitstreams/echo.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/bitstreams/echo.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/echo.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/echo.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/echo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/echo.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/echo_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/echo_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/echo_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/echo_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/images/eco-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/images/eco-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/images/eco-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/images/eco-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/images/eco-test.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/images/eco-test.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/images/rxleds-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/images/rxleds-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/images/rxleds-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/images/rxleds-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/rxleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/rxleds.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/rxleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/rxleds.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/rxleds_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/rxleds_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/rxleds_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/rxleds_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/uart_rx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T25-uart-rx/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T25-uart-rx/uart_tx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/bitstreams/romhw.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/bitstreams/romhw.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/bitstreams/romleds.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/bitstreams/romleds.bin -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-3.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-3.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/rom32x4-4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/rom32x4-4.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romhw-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romhw-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romhw-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romhw-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romhw-sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romhw-sim.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romhw-test.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romhw-test.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romleds-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romleds-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romleds-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romleds-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/images/romleds-sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/images/romleds-sim.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/rom1.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/rom1.list -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/rom16x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/rom16x4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/rom2.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/rom2.list -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/rom32x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/rom32x4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romfile16x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romfile16x4.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romhw.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romhw.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romhw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romhw.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romhw_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romhw_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romhw_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romhw_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T26-rom/romleds_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T26-rom/romleds_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/genrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/genrom.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/genromleds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/genromleds.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/genromleds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/genromleds.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/imperial.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/imperial.list -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/notas_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/notas_gen.py -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/notegen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/notegen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/notegen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/notegen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/rom1.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/rom1.list -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/romnotes.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/romnotes.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/romnotes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/romnotes.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T27-rom-param/romnotes_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T27-rom-param/romnotes_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/baudgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/baudgen.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/baudgen.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/baudgen_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/baudgen_rx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/buffer.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/buffer.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/buffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/buffer.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/buffer_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/buffer_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/buffer_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/buffer_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/bufferini.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/bufferini.list -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/char2rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/char2rom.py -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/genram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/genram.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/buffer-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/buffer-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/buffer-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/buffer-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/buffer-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/buffer-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/buffer-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/buffer-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/genram-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/genram-1.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/genram-1.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/genram-1.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/genram-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/genram-2.png -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/images/genram-2.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/images/genram-2.svg -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/uart_rx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T28-ram/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T28-ram/uart_tx.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/divider.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error1.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error1_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error1_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error1_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error2_tb.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error2_tb.gtkw -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/error2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/error2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate1.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate1.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate1_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate1_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate2.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate2.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate2.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T29-tristate/tristate2_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T29-tristate/tristate2_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/M0.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/M0.asm -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/M1.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/M1.asm -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/M2.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/M2.asm -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/Makefile -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/TM1.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/TM1.asm -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/TM2.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/TM2.asm -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/divider.vh -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/dividerp1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/dividerp1.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/genrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/genrom.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/masm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/masm.py -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/microbio.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/microbio.pcf -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/microbio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/microbio.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/microbio_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/microbio_tb.v -------------------------------------------------------------------------------- /tutorial/ICESTICK/T30-microbio/prog.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/ICESTICK/T30-microbio/prog.list -------------------------------------------------------------------------------- /tutorial/TinyFpgaBx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/TinyFpgaBx/Makefile -------------------------------------------------------------------------------- /tutorial/TinyFpgaBx/Readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/TinyFpgaBx/Readme.md -------------------------------------------------------------------------------- /tutorial/TinyFpgaBx/baudgen.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/TinyFpgaBx/baudgen.vh -------------------------------------------------------------------------------- /tutorial/TinyFpgaBx/divider.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/TinyFpgaBx/divider.vh -------------------------------------------------------------------------------- /tutorial/TinyFpgaBx/pins.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/TinyFpgaBx/pins.pcf -------------------------------------------------------------------------------- /tutorial/doc/EB85.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/EB85.pdf -------------------------------------------------------------------------------- /tutorial/doc/iCE40LPHXFamilyDataSheet.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/iCE40LPHXFamilyDataSheet.pdf -------------------------------------------------------------------------------- /tutorial/doc/icestickusermanual.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/icestickusermanual.pdf -------------------------------------------------------------------------------- /tutorial/doc/images/FPGA-wars-logo-small.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/images/FPGA-wars-logo-small.png -------------------------------------------------------------------------------- /tutorial/doc/images/icestick_pinout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/images/icestick_pinout.png -------------------------------------------------------------------------------- /tutorial/doc/images/tutorial-fpga-logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/images/tutorial-fpga-logo.png -------------------------------------------------------------------------------- /tutorial/doc/images/tutorial-fpga-logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/doc/images/tutorial-fpga-logo.svg -------------------------------------------------------------------------------- /tutorial/tutorial-mac/README.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /tutorial/tutorial-mac/apple-mac-capitan.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Obijuan/open-fpga-verilog-tutorial/HEAD/tutorial/tutorial-mac/apple-mac-capitan.pdf --------------------------------------------------------------------------------