├── .github └── workflows │ └── bump.yml ├── .gitignore ├── .gitmodules ├── .scalafmt.conf ├── Makefile ├── patches ├── chipyard │ └── 1160.patch ├── cva6-wrapper │ └── 15.patch ├── dsptools │ └── 240.patch ├── riscv-boom │ ├── 600.patch │ └── 601.patch ├── riscv-sodor │ └── 72.patch ├── rocket-chip-blocks │ ├── 1.patch │ ├── 2.patch │ └── 3.patch ├── rocket-chip-fpga-shells │ ├── 1.patch │ ├── 2.patch │ └── 3.patch ├── rocket-chip-inclusive-cache │ └── 2.patch ├── rocket-chip │ └── 2968.patch └── rocket-dsp-utils │ └── 6.patch ├── playground └── src │ └── Playground.scala ├── readme.md ├── sanitytests ├── rocketchip │ ├── resources │ │ ├── bootrom.S │ │ ├── csrc │ │ │ ├── SimDTM.cc │ │ │ ├── SimJTAG.cc │ │ │ ├── comlog.cc │ │ │ ├── emulator.cc │ │ │ ├── float_fix.cc │ │ │ ├── hello.c │ │ │ ├── remote_bitbang.cc │ │ │ ├── remote_bitbang.h │ │ │ └── verilator.h │ │ ├── linker.ld │ │ └── vsrc │ │ │ ├── EICG_wrapper.v │ │ │ └── usbbootrom.rom.v │ └── src │ │ ├── OpenRigil.scala │ │ ├── TestConfig.scala │ │ ├── TestHarness.scala │ │ ├── VerilatorTest.scala │ │ └── package.scala └── vcu118 │ ├── resources │ ├── bootrom.S │ ├── linker.ld │ └── openocd.cfg │ └── src │ ├── DesignKeyWrapper.scala │ ├── FPGAHarness.scala │ ├── FPGATest.scala │ ├── FPGATestConfig.scala │ ├── RocketFPGASubsystem.scala │ └── package.scala ├── shell.nix └── vivado ├── arty.xdc └── top.v /.github/workflows/bump.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/.github/workflows/bump.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/.gitmodules -------------------------------------------------------------------------------- /.scalafmt.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/.scalafmt.conf -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/Makefile -------------------------------------------------------------------------------- /patches/chipyard/1160.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/chipyard/1160.patch -------------------------------------------------------------------------------- /patches/cva6-wrapper/15.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/cva6-wrapper/15.patch -------------------------------------------------------------------------------- /patches/dsptools/240.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/dsptools/240.patch -------------------------------------------------------------------------------- /patches/riscv-boom/600.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/riscv-boom/600.patch -------------------------------------------------------------------------------- /patches/riscv-boom/601.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/riscv-boom/601.patch -------------------------------------------------------------------------------- /patches/riscv-sodor/72.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/riscv-sodor/72.patch -------------------------------------------------------------------------------- /patches/rocket-chip-blocks/1.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-blocks/1.patch -------------------------------------------------------------------------------- /patches/rocket-chip-blocks/2.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-blocks/2.patch -------------------------------------------------------------------------------- /patches/rocket-chip-blocks/3.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-blocks/3.patch -------------------------------------------------------------------------------- /patches/rocket-chip-fpga-shells/1.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-fpga-shells/1.patch -------------------------------------------------------------------------------- /patches/rocket-chip-fpga-shells/2.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-fpga-shells/2.patch -------------------------------------------------------------------------------- /patches/rocket-chip-fpga-shells/3.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-fpga-shells/3.patch -------------------------------------------------------------------------------- /patches/rocket-chip-inclusive-cache/2.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip-inclusive-cache/2.patch -------------------------------------------------------------------------------- /patches/rocket-chip/2968.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-chip/2968.patch -------------------------------------------------------------------------------- /patches/rocket-dsp-utils/6.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/patches/rocket-dsp-utils/6.patch -------------------------------------------------------------------------------- /playground/src/Playground.scala: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/readme.md -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/bootrom.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/bootrom.S -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/SimDTM.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/SimDTM.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/SimJTAG.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/SimJTAG.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/comlog.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/comlog.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/emulator.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/emulator.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/float_fix.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/float_fix.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/hello.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/hello.c -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/remote_bitbang.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/remote_bitbang.cc -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/remote_bitbang.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/remote_bitbang.h -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/csrc/verilator.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/csrc/verilator.h -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/linker.ld -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/vsrc/EICG_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/vsrc/EICG_wrapper.v -------------------------------------------------------------------------------- /sanitytests/rocketchip/resources/vsrc/usbbootrom.rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/resources/vsrc/usbbootrom.rom.v -------------------------------------------------------------------------------- /sanitytests/rocketchip/src/OpenRigil.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/src/OpenRigil.scala -------------------------------------------------------------------------------- /sanitytests/rocketchip/src/TestConfig.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/src/TestConfig.scala -------------------------------------------------------------------------------- /sanitytests/rocketchip/src/TestHarness.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/src/TestHarness.scala -------------------------------------------------------------------------------- /sanitytests/rocketchip/src/VerilatorTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/src/VerilatorTest.scala -------------------------------------------------------------------------------- /sanitytests/rocketchip/src/package.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/rocketchip/src/package.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/resources/bootrom.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/resources/bootrom.S -------------------------------------------------------------------------------- /sanitytests/vcu118/resources/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/resources/linker.ld -------------------------------------------------------------------------------- /sanitytests/vcu118/resources/openocd.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/resources/openocd.cfg -------------------------------------------------------------------------------- /sanitytests/vcu118/src/DesignKeyWrapper.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/DesignKeyWrapper.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/src/FPGAHarness.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/FPGAHarness.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/src/FPGATest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/FPGATest.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/src/FPGATestConfig.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/FPGATestConfig.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/src/RocketFPGASubsystem.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/RocketFPGASubsystem.scala -------------------------------------------------------------------------------- /sanitytests/vcu118/src/package.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/sanitytests/vcu118/src/package.scala -------------------------------------------------------------------------------- /shell.nix: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/shell.nix -------------------------------------------------------------------------------- /vivado/arty.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/vivado/arty.xdc -------------------------------------------------------------------------------- /vivado/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/OpenRigil/openrigil-rtl/HEAD/vivado/top.v --------------------------------------------------------------------------------