├── .github └── workflows │ └── main.yml ├── .gitignore ├── .travis.yml ├── CONTRIBUTORS.md ├── LICENSE ├── MANIFEST.in ├── Makefile ├── README.md ├── by_examples.ipynb ├── conftest.py ├── docker └── Dockerfile ├── examples ├── Makefile ├── axi_stream_ultra96v2_pynq │ ├── Makefile │ ├── axi_stream.py │ ├── test_axi_stream.py │ └── ultra96v2_pynq │ │ ├── README.md │ │ ├── axi_stream.bit │ │ ├── axi_stream.hwh │ │ ├── axi_stream.v │ │ ├── design_1.tcl │ │ ├── run_on_pynq.ipynb │ │ └── run_on_pynq.py ├── chatter_clear │ ├── Makefile │ ├── chatter_clear.py │ └── test_chatter_clear.py ├── counter │ ├── Makefile │ ├── counter.py │ └── test_counter.py ├── fifo_rtl │ ├── Makefile │ ├── fifo_rtl.py │ └── test_fifo_rtl.py ├── led │ ├── Makefile │ ├── led.py │ └── test_led.py ├── manyled │ ├── Makefile │ ├── manyled.py │ └── test_manyled.py ├── ram_rtl │ ├── Makefile │ ├── ram_rtl.py │ └── test_ram_rtl.py ├── read_verilog_code │ ├── Makefile │ ├── read_verilog_code.py │ └── test_read_verilog_code.py ├── regchain │ ├── Makefile │ ├── regchain.py │ └── test_regchain.py ├── simulation_verilator │ ├── Makefile │ ├── simulation_verilator.py │ └── test_simulation_verilator.py ├── sort │ ├── Makefile │ ├── sort.py │ └── test_sort.py ├── stream_axi_stream_fifo_ipxact_ultra96v2_pynq │ ├── Makefile │ ├── stream_axi_stream_fifo_ipxact.py │ ├── test_stream_axi_stream_fifo_ipxact.py │ └── ultra96v2_pynq │ │ ├── README.md │ │ ├── blinkled_v1_0 │ │ ├── component.xml │ │ ├── hdl │ │ │ └── blinkled.v │ │ └── xgui │ │ │ └── xgui.tcl │ │ ├── design_1.tcl │ │ ├── run_on_pynq.ipynb │ │ ├── run_on_pynq.py │ │ ├── stream_axi_stream_fifo_ipxact.bit │ │ └── stream_axi_stream_fifo_ipxact.hwh ├── stream_axi_stream_fifo_ultra96v2_pynq │ ├── Makefile │ ├── stream_axi_stream_fifo.py │ ├── test_stream_axi_stream_fifo.py │ └── ultra96v2_pynq │ │ ├── README.md │ │ ├── design_1.tcl │ │ ├── run_on_pynq.ipynb │ │ ├── run_on_pynq.py │ │ ├── stream_axi_stream_fifo.bit │ │ ├── stream_axi_stream_fifo.hwh │ │ └── stream_axi_stream_fifo.v ├── stream_matmul_ultra96v2_pynq │ ├── Makefile │ ├── stream_matmul.py │ ├── test_stream_matmul.py │ └── ultra96v2_pynq │ │ ├── README.md │ │ ├── design_1.tcl │ │ ├── run_on_pynq.ipynb │ │ ├── run_on_pynq.py │ │ ├── stream_matmul.bit │ │ ├── stream_matmul.hwh │ │ └── stream_matmul.v ├── thread_add_ipxact │ ├── Makefile │ ├── test_thread_add_ipxact.py │ └── thread_add_ipxact.py ├── thread_axi_slave_ipxact │ ├── Makefile │ ├── test_thread_axi_slave_ipxact.py │ └── thread_axi_slave_ipxact.py ├── thread_embedded_verilog_ipxact │ ├── Makefile │ ├── test_thread_embedded_verilog_ipxact.py │ └── thread_embedded_verilog_ipxact.py ├── thread_matmul │ ├── Makefile │ ├── test_thread_matmul.py │ └── thread_matmul.py ├── thread_matmul_ext_onchip_ram │ ├── Makefile │ ├── test_thread_matmul_ext_onchip_ram.py │ └── thread_matmul_ext_onchip_ram.py ├── thread_matmul_ipxact │ ├── Makefile │ ├── test_thread_matmul_ipxact.py │ └── thread_matmul_ipxact.py ├── thread_matmul_narrow │ ├── Makefile │ ├── test_thread_matmul_narrow.py │ └── thread_matmul_narrow.py ├── thread_matmul_wide │ ├── Makefile │ ├── test_thread_matmul_wide.py │ └── thread_matmul_wide.py ├── thread_memcpy_ipxact_ultra96v2_pynq │ ├── Makefile │ ├── test_thread_memcpy_ipxact.py │ ├── thread_memcpy_ipxact.py │ └── ultra96v2_pynq │ │ ├── README.md │ │ ├── design_1.tcl │ │ ├── memcpy_v1_0 │ │ ├── component.xml │ │ ├── hdl │ │ │ └── memcpy.v │ │ └── xgui │ │ │ └── xgui.tcl │ │ ├── run_on_pynq.ipynb │ │ ├── run_on_pynq.py │ │ ├── thread_memcpy_ipxact.bit │ │ └── thread_memcpy_ipxact.hwh ├── thread_multithread_top_nexys4 │ ├── Makefile │ ├── nexys4 │ │ ├── Nexys4_Master.xdc │ │ ├── thread_multithread_top.v │ │ └── top.bit │ ├── test_thread_multithread_top.py │ └── thread_multithread_top.py ├── thread_uart_top_nexys4 │ ├── Makefile │ ├── nexys4 │ │ ├── Nexys4_Master.xdc │ │ ├── thread_uart_top.v │ │ └── top.bit │ ├── test_thread_uart_top.py │ └── thread_uart_top.py ├── thread_verilog_submodule_ipxact │ ├── Makefile │ ├── test_thread_verilog_submodule_ipxact.py │ └── thread_verilog_submodule_ipxact.py └── uart │ ├── Makefile │ ├── test_uart.py │ ├── uart.py │ └── uart_same.py ├── examples_obsolete ├── Makefile ├── dataflow_example │ ├── Makefile │ ├── dataflow_example.py │ └── test_dataflow_example.py ├── dataflow_fft4 │ ├── Makefile │ ├── dataflow_fft4.py │ └── test_dataflow_fft4.py ├── dataflow_fftN │ ├── Makefile │ ├── dataflow_fftN.py │ └── test_dataflow_fftN.py ├── dataflow_movavg │ ├── Makefile │ ├── dataflow_movavg.py │ └── test_dataflow_movavg.py ├── dataflow_movmin │ ├── Makefile │ ├── dataflow_movmin.py │ └── test_dataflow_movmin.py ├── dataflow_radix2 │ ├── Makefile │ ├── dataflow_radix2.py │ └── test_dataflow_radix2.py ├── dataflow_sort │ ├── Makefile │ ├── dataflow_sort.py │ └── test_dataflow_sort.py └── dataflow_stencil │ ├── Makefile │ ├── dataflow_stencil.py │ └── test_dataflow_stencil.py ├── hello_led.ipynb ├── hello_led.py ├── img └── waveform.png ├── pytest.ini ├── scripts ├── test-python2.sh ├── test-python3.sh └── upload_pypi.sh ├── setup.py ├── tests ├── Makefile ├── core │ ├── Makefile │ ├── _class │ │ ├── Makefile │ │ ├── _class.py │ │ └── test__class.py │ ├── _elif │ │ ├── Makefile │ │ ├── _elif.py │ │ └── test__elif.py │ ├── _for │ │ ├── Makefile │ │ ├── _for.py │ │ └── test__for.py │ ├── _function │ │ ├── Makefile │ │ ├── _function.py │ │ └── test__function.py │ ├── _int │ │ ├── Makefile │ │ ├── _int.py │ │ └── test__int.py │ ├── _iter │ │ ├── Makefile │ │ ├── _iter.py │ │ └── test__iter.py │ ├── _list │ │ ├── Makefile │ │ ├── _list.py │ │ └── test__list.py │ ├── _slice │ │ ├── Makefile │ │ ├── _slice.py │ │ └── test__slice.py │ ├── _while │ │ ├── Makefile │ │ ├── _while.py │ │ └── test__while.py │ ├── blocking │ │ ├── Makefile │ │ ├── blocking.py │ │ └── test_blocking.py │ ├── case │ │ ├── Makefile │ │ ├── case.py │ │ └── test_case.py │ ├── cat │ │ ├── Makefile │ │ ├── cat.py │ │ └── test_cat.py │ ├── cond │ │ ├── Makefile │ │ ├── cond.py │ │ └── test_cond.py │ ├── embeddedcode │ │ ├── Makefile │ │ ├── embeddedcode.py │ │ └── test_embeddedcode.py │ ├── embeddednumeric │ │ ├── Makefile │ │ ├── embeddednumeric.py │ │ └── test_embeddednumeric.py │ ├── equals │ │ ├── Makefile │ │ ├── equals.py │ │ └── test_equals.py │ ├── generate_ │ │ ├── Makefile │ │ ├── instance │ │ │ ├── Makefile │ │ │ ├── generate_instance.py │ │ │ └── test_generate_instance.py │ │ └── variable │ │ │ ├── Makefile │ │ │ ├── generate_variable.py │ │ │ └── test_generate_variable.py │ ├── initial │ │ ├── Makefile │ │ ├── initial.py │ │ └── test_initial.py │ ├── instance_ │ │ ├── Makefile │ │ ├── connect_ports │ │ │ ├── Makefile │ │ │ ├── instance_connect_ports.py │ │ │ └── test_instance_connect_ports.py │ │ ├── connect_same_name │ │ │ ├── Makefile │ │ │ ├── instance_connect_same_name.py │ │ │ └── test_instance_connect_same_name.py │ │ ├── multiple_instances │ │ │ ├── Makefile │ │ │ ├── multiple_instances.py │ │ │ └── test_multiple_instances.py │ │ ├── named_args │ │ │ ├── Makefile │ │ │ ├── instance_named_args.py │ │ │ └── test_instance_named_args.py │ │ └── noname_args │ │ │ ├── Makefile │ │ │ ├── instance_noname_args.py │ │ │ └── test_instance_noname_args.py │ ├── intx │ │ ├── Makefile │ │ ├── intx.py │ │ └── test_intx.py │ ├── intz │ │ ├── Makefile │ │ ├── intz.py │ │ └── test_intz.py │ ├── like │ │ ├── Makefile │ │ ├── like.py │ │ └── test_like.py │ ├── logic │ │ ├── Makefile │ │ ├── logic.py │ │ └── test_logic.py │ ├── meta │ │ ├── Makefile │ │ ├── meta.py │ │ └── test_meta.py │ ├── multiple_definition_ │ │ ├── Makefile │ │ ├── instance │ │ │ ├── Makefile │ │ │ ├── multiple_definition_instance.py │ │ │ └── test_multiple_definition_instance.py │ │ ├── instance_variable │ │ │ ├── Makefile │ │ │ ├── multiple_definition_instance_variable.py │ │ │ └── test_multiple_definition_instance_variable.py │ │ ├── variable │ │ │ ├── Makefile │ │ │ ├── multiple_definition_variable.py │ │ │ └── test_multiple_definition_variable.py │ │ └── variable_instance │ │ │ ├── Makefile │ │ │ ├── multiple_definition_variable_instance.py │ │ │ └── test_multiple_definition_variable_instance.py │ ├── mux │ │ ├── Makefile │ │ ├── mux.py │ │ └── test_mux.py │ ├── mux_const │ │ ├── Makefile │ │ ├── mux_const.py │ │ └── test_mux_const.py │ ├── op_reverse │ │ ├── Makefile │ │ ├── op_reverse.py │ │ └── test_op_reverse.py │ ├── parameter │ │ ├── Makefile │ │ ├── parameter.py │ │ └── test_parameter.py │ ├── patternif │ │ ├── Makefile │ │ ├── patternif.py │ │ └── test_patternif.py │ ├── patternmux │ │ ├── Makefile │ │ ├── patternmux.py │ │ └── test_patternmux.py │ ├── primitive_mux │ │ ├── Makefile │ │ ├── primitive_mux.py │ │ └── test_primitive_mux.py │ ├── probe │ │ ├── Makefile │ │ ├── probe.py │ │ └── test_probe.py │ ├── repeat │ │ ├── Makefile │ │ ├── repeat.py │ │ └── test_repeat.py │ ├── shift │ │ ├── Makefile │ │ ├── shift.py │ │ └── test_shift.py │ ├── singed │ │ ├── Makefile │ │ ├── signed.py │ │ └── test_signed.py │ ├── stub_ │ │ ├── Makefile │ │ ├── _class │ │ │ ├── Makefile │ │ │ ├── stub__class.py │ │ │ └── test_stub__class.py │ │ ├── str │ │ │ ├── Makefile │ │ │ ├── stub_str.py │ │ │ └── test_stub_str.py │ │ ├── str_multiple │ │ │ ├── Makefile │ │ │ ├── stub_str_multiple.py │ │ │ └── test_stub_str_multiple.py │ │ ├── withcode │ │ │ ├── Makefile │ │ │ ├── stub_withcode.py │ │ │ └── test_stub_withcode.py │ │ └── withcode_multiple │ │ │ ├── Makefile │ │ │ ├── stub_withcode_multiple.py │ │ │ └── test_stub_withcode_multiple.py │ ├── submodule_ │ │ ├── Makefile │ │ ├── get │ │ │ ├── Makefile │ │ │ ├── submodule_get.py │ │ │ └── test_submodule_get.py │ │ ├── getattr │ │ │ ├── Makefile │ │ │ ├── submodule_getattr.py │ │ │ └── test_submodule_getattr.py │ │ ├── named_args │ │ │ ├── Makefile │ │ │ ├── submodule_named_args.py │ │ │ └── test_submodule_named_args.py │ │ ├── nonamed_args │ │ │ ├── Makefile │ │ │ ├── submodule_nonamed_args.py │ │ │ └── test_submodule_nonamed_args.py │ │ ├── prefix │ │ │ ├── Makefile │ │ │ ├── submodule_prefix.py │ │ │ └── test_submodule_prefix.py │ │ ├── read_verilog │ │ │ ├── Makefile │ │ │ ├── submodule_read_verilog.py │ │ │ └── test_submodule_read_verilog.py │ │ ├── read_verilog_nested │ │ │ ├── Makefile │ │ │ ├── submodule_read_verilog_nested.py │ │ │ └── test_submodule_read_verilog_nested.py │ │ ├── regex │ │ │ ├── Makefile │ │ │ ├── submodule_regex.py │ │ │ └── test_submodule_regex.py │ │ └── sim │ │ │ ├── Makefile │ │ │ ├── submodule_sim.py │ │ │ └── test_submodule_sim.py │ ├── systemtask │ │ ├── Makefile │ │ ├── systemtask.py │ │ └── test_systemtask.py │ └── tmpvar │ │ ├── Makefile │ │ ├── test_tmpvar.py │ │ └── tmpvar.py ├── extension │ ├── Makefile │ ├── fsm_ │ │ ├── Makefile │ │ ├── as_module │ │ │ ├── Makefile │ │ │ ├── fsm_as_module.py │ │ │ └── test_fsm_as_module.py │ │ ├── as_module_delayed │ │ │ ├── Makefile │ │ │ ├── fsm_as_module_delayed.py │ │ │ └── test_fsm_as_module_delayed.py │ │ ├── branch │ │ │ ├── Makefile │ │ │ ├── fsm_branch.py │ │ │ └── test_fsm_branch.py │ │ ├── countup_if_then │ │ │ ├── Makefile │ │ │ ├── fsm_countup_if_then.py │ │ │ └── test_fsm_countup_if_then.py │ │ ├── delayed │ │ │ ├── Makefile │ │ │ ├── fsm_delayed.py │ │ │ └── test_fsm_delayed.py │ │ ├── delayed_cond │ │ │ ├── Makefile │ │ │ ├── fsm_delayed_cond.py │ │ │ └── test_fsm_delayed_cond.py │ │ ├── delayed_eager_val │ │ │ ├── Makefile │ │ │ ├── fsm_delayed_eager_val.py │ │ │ └── test_fsm_delayed_eager_val.py │ │ ├── delayed_eager_val_lazy_cond │ │ │ ├── Makefile │ │ │ ├── fsm_delayed_eager_val_lazy_cond.py │ │ │ └── test_fsm_delayed_eager_val_lazy_cond.py │ │ ├── delayed_lazy_cond │ │ │ ├── Makefile │ │ │ ├── fsm_delayed_lazy_cond.py │ │ │ └── test_fsm_delayed_lazy_cond.py │ │ ├── goto_from │ │ │ ├── Makefile │ │ │ ├── fsm_goto_from.py │ │ │ └── test_fsm_goto_from.py │ │ ├── hook │ │ │ ├── Makefile │ │ │ ├── fsm_hook.py │ │ │ └── test_fsm_hook.py │ │ ├── hook_nested │ │ │ ├── Makefile │ │ │ ├── fsm_hook_nested.py │ │ │ └── test_fsm_hook_nested.py │ │ ├── make_case │ │ │ ├── Makefile │ │ │ ├── fsm_make_case.py │ │ │ └── test_fsm_make_case.py │ │ ├── make_if │ │ │ ├── Makefile │ │ │ ├── fsm_make_if.py │ │ │ └── test_fsm_make_if.py │ │ ├── multiple │ │ │ ├── Makefile │ │ │ ├── fsm_multiple.py │ │ │ └── test_fsm_multiple.py │ │ ├── pattern │ │ │ ├── Makefile │ │ │ ├── fsm_pattern.py │ │ │ └── test_fsm_pattern.py │ │ ├── prev │ │ │ ├── Makefile │ │ │ ├── fsm_prev.py │ │ │ └── test_fsm_prev.py │ │ ├── state │ │ │ ├── Makefile │ │ │ ├── fsm_state.py │ │ │ └── test_fsm_state.py │ │ └── tmpfsm │ │ │ ├── Makefile │ │ │ ├── fsm_tmpfsm.py │ │ │ └── test_fsm_tmpfsm.py │ ├── resolver_ │ │ ├── Makefile │ │ ├── bram │ │ │ ├── Makefile │ │ │ ├── resolver_bram.py │ │ │ └── test_resolver_bram.py │ │ ├── div │ │ │ ├── Makefile │ │ │ ├── resolver_div.py │ │ │ └── test_resolver_div.py │ │ ├── for_loop │ │ │ ├── Makefile │ │ │ ├── resolver_for_loop.py │ │ │ └── test_resolver_for_loop.py │ │ ├── nested_module │ │ │ ├── Makefile │ │ │ ├── resolver_nested_module.py │ │ │ └── test_resolver_nested_module.py │ │ └── single_module │ │ │ ├── Makefile │ │ │ ├── resolver_single_module.py │ │ │ └── test_resolver_single_module.py │ ├── seq_ │ │ ├── Makefile │ │ ├── as_module │ │ │ ├── Makefile │ │ │ ├── seq_as_module.py │ │ │ └── test_seq_as_module.py │ │ ├── as_module_array │ │ │ ├── Makefile │ │ │ ├── seq_as_module_array.py │ │ │ └── test_seq_as_module_array.py │ │ ├── compare │ │ │ ├── Makefile │ │ │ ├── seq_compare.py │ │ │ └── test_seq_compare.py │ │ ├── countup │ │ │ ├── Makefile │ │ │ ├── seq_countup.py │ │ │ └── test_seq_countup.py │ │ ├── countup_cat │ │ │ ├── Makefile │ │ │ ├── seq_countup_cat.py │ │ │ └── test_seq_countup_cat.py │ │ ├── countup_if_elif │ │ │ ├── Makefile │ │ │ ├── seq_countup_if_elif.py │ │ │ └── test_seq_countup_if_elif.py │ │ ├── countup_if_elif_delayed │ │ │ ├── Makefile │ │ │ ├── seq_countup_if_elif_delayed.py │ │ │ └── test_seq_countup_if_elif_delayed.py │ │ ├── countup_if_then │ │ │ ├── Makefile │ │ │ ├── seq_countup_if_then.py │ │ │ └── test_seq_countup_if_then.py │ │ ├── countup_keep │ │ │ ├── Makefile │ │ │ ├── seq_countup_keep.py │ │ │ └── test_seq_countup_keep.py │ │ ├── countup_noreset │ │ │ ├── Makefile │ │ │ ├── seq_countup_noreset.py │ │ │ └── test_seq_countup_noreset.py │ │ ├── delayed │ │ │ ├── Makefile │ │ │ ├── seq_delayed.py │ │ │ └── test_seq_delayed.py │ │ ├── delayed_eager_val │ │ │ ├── Makefile │ │ │ ├── seq_delayed_eager_val.py │ │ │ └── test_seq_delayed_eager_val.py │ │ ├── delayed_eager_val_lazy_cond │ │ │ ├── Makefile │ │ │ ├── seq_delayed_eager_val_lazy_cond.py │ │ │ └── test_seq_delayed_eager_val_lazy_cond.py │ │ ├── hook │ │ │ ├── Makefile │ │ │ ├── seq_hook.py │ │ │ └── test_seq_hook.py │ │ ├── hook_nested │ │ │ ├── Makefile │ │ │ ├── seq_hook_nested.py │ │ │ └── test_seq_hook_nested.py │ │ ├── merge │ │ │ ├── Makefile │ │ │ ├── seq_merge.py │ │ │ └── test_seq_merge.py │ │ ├── multiple_add │ │ │ ├── Makefile │ │ │ ├── seq_multiple_add.py │ │ │ └── test_seq_multiple_add.py │ │ ├── prev │ │ │ ├── Makefile │ │ │ ├── seq_prev.py │ │ │ └── test_seq_prev.py │ │ ├── prev_op │ │ │ ├── Makefile │ │ │ ├── seq_prev_op.py │ │ │ └── test_seq_prev_op.py │ │ └── tmpseq │ │ │ ├── Makefile │ │ │ ├── seq_tmpseq.py │ │ │ └── test_seq_tmpseq.py │ ├── stream_ │ │ ├── Makefile │ │ ├── add │ │ │ ├── Makefile │ │ │ ├── stream_add.py │ │ │ └── test_stream_add.py │ │ ├── add_tree │ │ │ ├── Makefile │ │ │ ├── stream_add_tree.py │ │ │ └── test_stream_add_tree.py │ │ ├── add_validready │ │ │ ├── Makefile │ │ │ ├── stream_add_validready.py │ │ │ └── test_stream_add_validready.py │ │ ├── average │ │ │ ├── Makefile │ │ │ ├── stream_average.py │ │ │ └── test_stream_average.py │ │ ├── cast │ │ │ ├── Makefile │ │ │ ├── stream_cast.py │ │ │ └── test_stream_cast.py │ │ ├── div_validready │ │ │ ├── Makefile │ │ │ ├── stream_div_validready.py │ │ │ └── test_stream_div_validready.py │ │ ├── reduceadd │ │ │ ├── Makefile │ │ │ ├── stream_reduceadd.py │ │ │ └── test_stream_reduceadd.py │ │ ├── reduceadd_valid │ │ │ ├── Makefile │ │ │ ├── stream_reduceadd_valid.py │ │ │ └── test_stream_reduceadd_valid.py │ │ ├── reduceadd_validready │ │ │ ├── Makefile │ │ │ ├── stream_reduceadd_validready.py │ │ │ └── test_stream_reduceadd_validready.py │ │ ├── sra_round │ │ │ ├── Makefile │ │ │ ├── stream_sra_round.py │ │ │ └── test_stream_sra_round.py │ │ └── substream │ │ │ ├── Makefile │ │ │ ├── stream_substream.py │ │ │ └── test_stream_substream.py │ ├── thread_ │ │ ├── Makefile │ │ ├── attribute │ │ │ ├── Makefile │ │ │ ├── test_thread_attribute.py │ │ │ └── thread_attribute.py │ │ ├── axi_dma │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma.py │ │ │ └── thread_axi_dma.py │ │ ├── axi_dma_active_low_reset │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_active_low_reset.py │ │ │ └── thread_axi_dma_active_low_reset.py │ │ ├── axi_dma_async │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_async.py │ │ │ └── thread_axi_dma_async.py │ │ ├── axi_dma_async_back2back │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_async_back2back.py │ │ │ └── thread_axi_dma_async_back2back.py │ │ ├── axi_dma_async_delayed_awready │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_async_delayed_awready.py │ │ │ └── thread_axi_dma_async_delayed_awready.py │ │ ├── axi_dma_async_many │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_async_many.py │ │ │ └── thread_axi_dma_async_many.py │ │ ├── axi_dma_global_base_addr │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_global_base_addr.py │ │ │ └── thread_axi_dma_global_base_addr.py │ │ ├── axi_dma_long │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_long.py │ │ │ └── thread_axi_dma_long.py │ │ ├── axi_dma_long_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_long_narrow.py │ │ │ └── thread_axi_dma_long_narrow.py │ │ ├── axi_dma_long_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_long_wide.py │ │ │ └── thread_axi_dma_long_wide.py │ │ ├── axi_dma_multiram │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_multiram.py │ │ │ └── thread_axi_dma_multiram.py │ │ ├── axi_dma_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_narrow.py │ │ │ └── thread_axi_dma_narrow.py │ │ ├── axi_dma_sb_depth │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_sb_depth.py │ │ │ └── thread_axi_dma_sb_depth.py │ │ ├── axi_dma_stride │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_stride.py │ │ │ └── thread_axi_dma_stride.py │ │ ├── axi_dma_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_wide.py │ │ │ └── thread_axi_dma_wide.py │ │ ├── axi_dma_wide_unaligned │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_dma_wide_unaligned.py │ │ │ └── thread_axi_dma_wide_unaligned.py │ │ ├── axi_read_write │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_read_write.py │ │ │ └── thread_axi_read_write.py │ │ ├── axi_slave │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_slave.py │ │ │ └── thread_axi_slave.py │ │ ├── axi_slave_lite │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_slave_lite.py │ │ │ └── thread_axi_slave_lite.py │ │ ├── axi_stream │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream.py │ │ │ └── thread_axi_stream.py │ │ ├── axi_stream_with_master │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master.py │ │ │ └── thread_axi_stream_with_master.py │ │ ├── axi_stream_with_master_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_fifo.py │ │ │ └── thread_axi_stream_with_master_fifo.py │ │ ├── axi_stream_with_master_fifo_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_fifo_narrow.py │ │ │ └── thread_axi_stream_with_master_fifo_narrow.py │ │ ├── axi_stream_with_master_fifo_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_fifo_wide.py │ │ │ └── thread_axi_stream_with_master_fifo_wide.py │ │ ├── axi_stream_with_master_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_ram.py │ │ │ └── thread_axi_stream_with_master_ram.py │ │ ├── axi_stream_with_master_ram_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_ram_narrow.py │ │ │ └── thread_axi_stream_with_master_ram_narrow.py │ │ ├── axi_stream_with_master_ram_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_axi_stream_with_master_ram_wide.py │ │ │ └── thread_axi_stream_with_master_ram_wide.py │ │ ├── barrier │ │ │ ├── Makefile │ │ │ ├── test_thread_barrier.py │ │ │ └── thread_barrier.py │ │ ├── call_from_different_point │ │ │ ├── Makefile │ │ │ ├── test_thread_call_from_different_point.py │ │ │ └── thread_call_from_different_point.py │ │ ├── child_thread │ │ │ ├── Makefile │ │ │ ├── test_thread_child_thread.py │ │ │ └── thread_child_thread.py │ │ ├── embed_thread │ │ │ ├── Makefile │ │ │ ├── test_thread_embed_thread.py │ │ │ └── thread_embed_thread.py │ │ ├── ext_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_ext_fifo.py │ │ │ └── thread_ext_fifo.py │ │ ├── ext_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_ext_ram.py │ │ │ └── thread_ext_ram.py │ │ ├── extend │ │ │ ├── Makefile │ │ │ ├── test_thread_extend.py │ │ │ └── thread_extend.py │ │ ├── fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_fifo.py │ │ │ └── thread_fifo.py │ │ ├── fifo_multithread │ │ │ ├── Makefile │ │ │ ├── test_thread_fifo_multithread.py │ │ │ └── thread_fifo_multithread.py │ │ ├── fifo_tmp_name │ │ │ ├── Makefile │ │ │ ├── test_thread_fifo_tmp_name.py │ │ │ └── thread_fifo_tmp_name.py │ │ ├── fifo_try │ │ │ ├── Makefile │ │ │ ├── test_thread_fifo_try.py │ │ │ └── thread_fifo_try.py │ │ ├── fixed_const │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_const.py │ │ │ └── thread_fixed_const.py │ │ ├── fixed_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_fifo.py │ │ │ └── thread_fixed_fifo.py │ │ ├── fixed_fifo_try │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_fifo_try.py │ │ │ └── thread_fixed_fifo_try.py │ │ ├── fixed_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_ram.py │ │ │ └── thread_fixed_ram.py │ │ ├── fixed_ram_initvals │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_ram_initvals.py │ │ │ └── thread_fixed_ram_initvals.py │ │ ├── fixed_read │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_read.py │ │ │ └── thread_fixed_read.py │ │ ├── fixed_tmp_variable │ │ │ ├── Makefile │ │ │ ├── test_thread_fixed_tmp_variable.py │ │ │ └── thread_fixed_tmp_variable.py │ │ ├── fsm_as_module │ │ │ ├── Makefile │ │ │ ├── test_thread_fsm_as_module.py │ │ │ └── thread_fsm_as_module.py │ │ ├── fsm_as_module_mutex │ │ │ ├── Makefile │ │ │ ├── test_thread_fsm_as_module_mutex.py │ │ │ └── thread_fsm_as_module_mutex.py │ │ ├── function │ │ │ ├── Makefile │ │ │ ├── test_thread_function.py │ │ │ └── thread_function.py │ │ ├── global_value │ │ │ ├── Makefile │ │ │ ├── test_thread_global_value.py │ │ │ └── thread_global_value.py │ │ ├── hello │ │ │ ├── Makefile │ │ │ ├── test_thread_hello.py │ │ │ └── thread_hello.py │ │ ├── implicit_function │ │ │ ├── Makefile │ │ │ ├── test_thread_implicit_function.py │ │ │ └── thread_implicit_function.py │ │ ├── intrinsic_embedded_code │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_embedded_code.py │ │ │ └── thread_intrinsic_embedded_code.py │ │ ├── intrinsic_explicit │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_explicit.py │ │ │ └── thread_intrinsic_explicit.py │ │ ├── intrinsic_function │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_function.py │ │ │ └── thread_intrinsic_function.py │ │ ├── intrinsic_method │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_method.py │ │ │ └── thread_intrinsic_method.py │ │ ├── intrinsic_method_prefix │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_method_prefix.py │ │ │ └── thread_intrinsic_method_prefix.py │ │ ├── intrinsic_statement │ │ │ ├── Makefile │ │ │ ├── test_thread_instrinsic_statement.py │ │ │ └── thread_intrinsic_statement.py │ │ ├── intrinsic_verilog │ │ │ ├── Makefile │ │ │ ├── test_thread_intrinsic_verilog.py │ │ │ └── thread_intrinsic_verilog.py │ │ ├── ipxact_axi │ │ │ ├── Makefile │ │ │ ├── test_thread_ipxact_axi.py │ │ │ └── thread_ipxact_axi.py │ │ ├── ipxact_axi_active_low_reset │ │ │ ├── Makefile │ │ │ ├── test_thread_ipxact_axi_active_low_reset.py │ │ │ └── thread_ipxact_axi_active_low_reset.py │ │ ├── lock │ │ │ ├── Makefile │ │ │ ├── test_thread_lock.py │ │ │ └── thread_lock.py │ │ ├── memorymodel │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel.py │ │ │ └── thread_memorymodel.py │ │ ├── memorymodel_fast │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel_fast.py │ │ │ └── thread_memorymodel_fast.py │ │ ├── memorymodel_readwrite │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel_readwrite.py │ │ │ └── thread_memorymodel_readwrite.py │ │ ├── memorymodel_readwrite_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel_readwrite_narrow.py │ │ │ └── thread_memorymodel_readwrite_narrow.py │ │ ├── memorymodel_set_memory │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel_set_memory.py │ │ │ └── thread_memorymodel_set_memory.py │ │ ├── memorymodel_set_memory_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_memorymodel_set_memory_narrow.py │ │ │ └── thread_memorymodel_set_memory_narrow.py │ │ ├── method │ │ │ ├── Makefile │ │ │ ├── test_thread_method.py │ │ │ └── thread_method.py │ │ ├── multibank_nested_ram_dma │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_nested_ram_dma.py │ │ │ └── thread_multibank_nested_ram_dma.py │ │ ├── multibank_nested_ram_dma_block │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_nested_ram_dma_block.py │ │ │ └── thread_multibank_nested_ram_dma_block.py │ │ ├── multibank_nested_ram_dma_block_non_poweroftwo │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_nested_ram_dma_block_non_poweroftwo.py │ │ │ └── thread_multibank_nested_ram_dma_block_non_poweroftwo.py │ │ ├── multibank_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram.py │ │ │ └── thread_multibank_ram.py │ │ ├── multibank_ram_bank │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_bank.py │ │ │ └── thread_multibank_ram_bank.py │ │ ├── multibank_ram_dma │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma.py │ │ │ └── thread_multibank_ram_dma.py │ │ ├── multibank_ram_dma_bank │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_bank.py │ │ │ └── thread_multibank_ram_dma_bank.py │ │ ├── multibank_ram_dma_bcast │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_bcast.py │ │ │ └── thread_multibank_ram_dma_bcast.py │ │ ├── multibank_ram_dma_block │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_block.py │ │ │ └── thread_multibank_ram_dma_block.py │ │ ├── multibank_ram_dma_block_non_poweroftwo │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_block_non_poweroftwo.py │ │ │ └── thread_multibank_ram_dma_block_non_poweroftwo.py │ │ ├── multibank_ram_dma_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_narrow.py │ │ │ └── thread_multibank_ram_dma_narrow.py │ │ ├── multibank_ram_dma_packed │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_packed.py │ │ │ └── thread_multibank_ram_dma_packed.py │ │ ├── multibank_ram_dma_packed_long │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_packed_long.py │ │ │ └── thread_multibank_ram_dma_packed_long.py │ │ ├── multibank_ram_dma_packed_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_packed_narrow.py │ │ │ └── thread_multibank_ram_dma_packed_narrow.py │ │ ├── multibank_ram_dma_packed_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_packed_wide.py │ │ │ └── thread_multibank_ram_dma_packed_wide.py │ │ ├── multibank_ram_dma_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_dma_wide.py │ │ │ └── thread_multibank_ram_dma_wide.py │ │ ├── multibank_ram_rtl_connect │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_rtl_connect.py │ │ │ └── thread_multibank_ram_rtl_connect.py │ │ ├── multibank_ram_style │ │ │ ├── Makefile │ │ │ ├── test_thread_multibank_ram_style.py │ │ │ └── thread_multibank_ram_style.py │ │ ├── multiport_memorymodel │ │ │ ├── Makefile │ │ │ ├── test_thread_multiport_memorymodel.py │ │ │ └── thread_multiport_memorymodel.py │ │ ├── multiport_memorymodel_split_read_write │ │ │ ├── Makefile │ │ │ ├── test_thread_multiport_memorymodel_split_read_write.py │ │ │ └── thread_multiport_memorymodel_split_read_write.py │ │ ├── multithread │ │ │ ├── Makefile │ │ │ ├── test_thread_multithread.py │ │ │ └── thread_multithread.py │ │ ├── multithread_run │ │ │ ├── Makefile │ │ │ ├── test_thread_multithread_run.py │ │ │ └── thread_multithread_run.py │ │ ├── mutex │ │ │ ├── Makefile │ │ │ ├── test_thread_mutex.py │ │ │ └── thread_mutex.py │ │ ├── mutex_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_mutex_ram.py │ │ │ └── thread_mutex_ram.py │ │ ├── mutex_shared │ │ │ ├── Makefile │ │ │ ├── test_thread_mutex_shared.py │ │ │ └── thread_mutex_shared.py │ │ ├── mutex_shared_own │ │ │ ├── Makefile │ │ │ ├── test_thread_mutex_shared_own.py │ │ │ └── thread_mutex_shared_own.py │ │ ├── mutex_try_lock │ │ │ ├── Makefile │ │ │ ├── test_thread_mutex_try_lock.py │ │ │ └── thread_mutex_try_lock.py │ │ ├── parallel │ │ │ ├── Makefile │ │ │ ├── test_thread_parallel.py │ │ │ └── thread_parallel.py │ │ ├── print_fstrings │ │ │ ├── Makefile │ │ │ ├── test_thread_print_fstrings.py │ │ │ └── thread_print_fstrings.py │ │ ├── property │ │ │ ├── Makefile │ │ │ ├── test_thread_property.py │ │ │ └── thread_property.py │ │ ├── ram │ │ │ ├── Makefile │ │ │ ├── test_thread_ram.py │ │ │ └── thread_ram.py │ │ ├── ram_copy │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_copy.py │ │ │ └── thread_ram_copy.py │ │ ├── ram_copy_pattern │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_copy_pattern.py │ │ │ └── thread_ram_copy_pattern.py │ │ ├── ram_initvals │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_initvals.py │ │ │ └── thread_ram_initvals.py │ │ ├── ram_initvals_nocheck │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_initvals_nocheck.py │ │ │ └── thread_ram_initvals_nocheck.py │ │ ├── ram_own_mutex │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_own_mutex.py │ │ │ └── thread_ram_own_mutex.py │ │ ├── ram_rtl │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_rtl.py │ │ │ └── thread_ram_rtl.py │ │ ├── ram_rtl_connect │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_rtl_connect.py │ │ │ └── thread_ram_rtl_connect.py │ │ ├── ram_style │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_style.py │ │ │ └── thread_ram_style.py │ │ ├── ram_tmp_name │ │ │ ├── Makefile │ │ │ ├── test_thread_ram_tmp_name.py │ │ │ └── thread_ram_tmp_name.py │ │ ├── read │ │ │ ├── Makefile │ │ │ ├── test_thread_read.py │ │ │ └── thread_read.py │ │ ├── reset │ │ │ ├── Makefile │ │ │ ├── test_thread_reset.py │ │ │ └── thread_reset.py │ │ ├── select_thread │ │ │ ├── Makefile │ │ │ ├── test_thread_select_thread.py │ │ │ └── thread_select_thread.py │ │ ├── slice │ │ │ ├── Makefile │ │ │ ├── test_thread_slice.py │ │ │ └── thread_slice.py │ │ ├── sra │ │ │ ├── Makefile │ │ │ ├── test_thread_sra.py │ │ │ └── thread_sra.py │ │ ├── stream │ │ │ ├── Makefile │ │ │ ├── test_thread_stream.py │ │ │ └── thread_stream.py │ │ ├── stream_add_n │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_add_n.py │ │ │ └── thread_stream_add_n.py │ │ ├── stream_alias │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_alias.py │ │ │ └── thread_stream_alias.py │ │ ├── stream_alias_implicit │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_alias_implicit.py │ │ │ └── thread_stream_alias_implicit.py │ │ ├── stream_axi_stream │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_axi_stream.py │ │ │ └── thread_stream_axi_stream.py │ │ ├── stream_axi_stream_async │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_axi_stream_async.py │ │ │ └── thread_stream_axi_stream_async.py │ │ ├── stream_cast │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_cast.py │ │ │ └── thread_stream_cast.py │ │ ├── stream_conv1d │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_conv1d.py │ │ │ └── thread_stream_conv1d.py │ │ ├── stream_counter │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter.py │ │ │ └── thread_stream_counter.py │ │ ├── stream_counter_enable │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter_enable.py │ │ │ └── thread_stream_counter_enable.py │ │ ├── stream_counter_initval_variable │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter_initval_variable.py │ │ │ └── thread_stream_counter_initval_variable.py │ │ ├── stream_counter_initval_variable_offset │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter_initval_variable_offset.py │ │ │ └── thread_stream_counter_initval_variable_offset.py │ │ ├── stream_counter_offset │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter_offset.py │ │ │ └── thread_stream_counter_offset.py │ │ ├── stream_counter_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_counter_stall.py │ │ │ └── thread_stream_counter_stall.py │ │ ├── stream_countervalid │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_countervalid.py │ │ │ └── thread_stream_countervalid.py │ │ ├── stream_custom_counter │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_custom_counter.py │ │ │ └── thread_stream_custom_counter.py │ │ ├── stream_div │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_div.py │ │ │ └── thread_stream_div.py │ │ ├── stream_div_multicycle │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_div_multicycle.py │ │ │ └── thread_stream_div_multicycle.py │ │ ├── stream_dump │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_dump.py │ │ │ └── thread_stream_dump.py │ │ ├── stream_dump_mask │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_dump_mask.py │ │ │ └── thread_stream_dump_mask.py │ │ ├── stream_dump_selective │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_dump_selective.py │ │ │ └── thread_stream_dump_selective.py │ │ ├── stream_dump_unused │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_dump_unused.py │ │ │ └── thread_stream_dump_unused.py │ │ ├── stream_empty │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_empty.py │ │ │ └── thread_stream_empty.py │ │ ├── stream_extern │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_extern.py │ │ │ └── thread_stream_extern.py │ │ ├── stream_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fifo.py │ │ │ └── thread_stream_fifo.py │ │ ├── stream_fifo_dump │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fifo_dump.py │ │ │ └── thread_stream_fifo_dump.py │ │ ├── stream_fifo_multistream │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fifo_multistream.py │ │ │ └── thread_stream_fifo_multistream.py │ │ ├── stream_fifo_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fifo_narrow.py │ │ │ └── thread_stream_fifo_narrow.py │ │ ├── stream_fifo_wide │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fifo_wide.py │ │ │ └── thread_stream_fifo_wide.py │ │ ├── stream_fixed │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fixed.py │ │ │ └── thread_stream_fixed.py │ │ ├── stream_fixed_different_point │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fixed_different_point.py │ │ │ └── thread_stream_fixed_different_point.py │ │ ├── stream_fixed_neg_point │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fixed_neg_point.py │ │ │ └── thread_stream_fixed_neg_point.py │ │ ├── stream_fsm_as_module │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_fsm_as_module.py │ │ │ └── thread_stream_fsm_as_module.py │ │ ├── stream_generator │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_generator.py │ │ │ └── thread_stream_generator.py │ │ ├── stream_generator_multicase │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_generator_multicase.py │ │ │ └── thread_stream_generator_multicase.py │ │ ├── stream_generator_multicase_multicall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_generator_multicase_multicall.py │ │ │ └── thread_stream_generator_multicase_multicall.py │ │ ├── stream_generator_multidim │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_generator_multidim.py │ │ │ └── thread_stream_generator_multidim.py │ │ ├── stream_graph_ringbuffer_multi │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_graph_ringbuffer_multi.py │ │ │ └── thread_stream_graph_ringbuffer_multi.py │ │ ├── stream_graph_scratchpad_multi │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_graph_scratchpad_multi.py │ │ │ └── thread_stream_graph_scratchpad_multi.py │ │ ├── stream_graph_substream │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_graph_substream.py │ │ │ └── thread_stream_graph_substream.py │ │ ├── stream_infinite │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_infinite.py │ │ │ └── thread_stream_infinite.py │ │ ├── stream_len1 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_len1.py │ │ │ └── thread_stream_len1.py │ │ ├── stream_len1_multicall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_len1_multicall.py │ │ │ └── thread_stream_len1_multicall.py │ │ ├── stream_linebuffer2d │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer2d.py │ │ │ └── thread_stream_linebuffer2d.py │ │ ├── stream_linebuffer2d_2 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer2d_2.py │ │ │ └── thread_stream_linebuffer2d_2.py │ │ ├── stream_linebuffer2d_2_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer2d_2_stall.py │ │ │ └── thread_stream_linebuffer2d_2_stall.py │ │ ├── stream_linebuffer2d_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer2d_stall.py │ │ │ └── thread_stream_linebuffer2d_stall.py │ │ ├── stream_linebuffer3d │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer3d.py │ │ │ └── thread_stream_linebuffer3d.py │ │ ├── stream_linebuffer3d_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_linebuffer3d_stall.py │ │ │ └── thread_stream_linebuffer3d_stall.py │ │ ├── stream_mod │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_mod.py │ │ │ └── thread_stream_mod.py │ │ ├── stream_mul │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_mul.py │ │ │ └── thread_stream_mul.py │ │ ├── stream_mul_semi_signed │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_mul_semi_signed.py │ │ │ └── thread_stream_mul_semi_signed.py │ │ ├── stream_muladd │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_muladd.py │ │ │ └── thread_stream_muladd.py │ │ ├── stream_multibank │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multibank.py │ │ │ └── thread_stream_multibank.py │ │ ├── stream_multibank_nested │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multibank_nested.py │ │ │ └── thread_stream_multibank_nested.py │ │ ├── stream_multicall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multicall.py │ │ │ └── thread_stream_multicall.py │ │ ├── stream_multidim │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multidim.py │ │ │ └── thread_stream_multidim.py │ │ ├── stream_multipattern │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multipattern.py │ │ │ └── thread_stream_multipattern.py │ │ ├── stream_multipattern_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_multipattern_stall.py │ │ │ └── thread_stream_multipattern_stall.py │ │ ├── stream_narrow │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_narrow.py │ │ │ └── thread_stream_narrow.py │ │ ├── stream_no_sink_size │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_no_sink_size.py │ │ │ └── thread_stream_no_sink_size.py │ │ ├── stream_parameter │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_parameter.py │ │ │ └── thread_stream_parameter.py │ │ ├── stream_parameter_source_join │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_parameter_source_join.py │ │ │ └── thread_stream_parameter_source_join.py │ │ ├── stream_pattern │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern.py │ │ │ └── thread_stream_pattern.py │ │ ├── stream_pattern_convolv2d │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern_convolv2d.py │ │ │ └── thread_stream_pattern_convolv2d.py │ │ ├── stream_pattern_len1 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern_len1.py │ │ │ └── thread_stream_pattern_len1.py │ │ ├── stream_pattern_source_join │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern_source_join.py │ │ │ └── thread_stream_pattern_source_join.py │ │ ├── stream_pattern_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern_stall.py │ │ │ └── thread_stream_pattern_stall.py │ │ ├── stream_pattern_zero │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_pattern_zero.py │ │ │ └── thread_stream_pattern_zero.py │ │ ├── stream_predicate │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_predicate.py │ │ │ └── thread_stream_predicate.py │ │ ├── stream_producer_consumer │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_producer_consumer.py │ │ │ └── thread_stream_producer_consumer.py │ │ ├── stream_ram_external_ports │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_ram_external_ports.py │ │ │ └── thread_stream_ram_external_ports.py │ │ ├── stream_rand │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_rand.py │ │ │ └── thread_stream_rand.py │ │ ├── stream_rand_xorshift │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_rand_xorshift.py │ │ │ └── thread_stream_rand_xorshift.py │ │ ├── stream_read_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_fifo.py │ │ │ └── thread_stream_read_fifo.py │ │ ├── stream_read_fifo_when │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_fifo_when.py │ │ │ └── thread_stream_read_fifo_when.py │ │ ├── stream_read_modify_write │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_modify_write.py │ │ │ └── thread_stream_read_modify_write.py │ │ ├── stream_read_modify_write_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_modify_write_stall.py │ │ │ └── thread_stream_read_modify_write_stall.py │ │ ├── stream_read_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_ram.py │ │ │ └── thread_stream_read_ram.py │ │ ├── stream_read_ram_counter │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_ram_counter.py │ │ │ └── thread_stream_read_ram_counter.py │ │ ├── stream_read_ram_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_ram_stall.py │ │ │ └── thread_stream_read_ram_stall.py │ │ ├── stream_read_ram_when │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_read_ram_when.py │ │ │ └── thread_stream_read_ram_when.py │ │ ├── stream_reduce │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce.py │ │ │ └── thread_stream_reduce.py │ │ ├── stream_reduce_arg_max │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_arg_max.py │ │ │ └── thread_stream_reduce_arg_max.py │ │ ├── stream_reduce_div │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_div.py │ │ │ └── thread_stream_reduce_div.py │ │ ├── stream_reduce_initiation_interval │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_initiation_interval.py │ │ │ └── thread_stream_reduce_initiation_interval.py │ │ ├── stream_reduce_max │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_max.py │ │ │ └── thread_stream_reduce_max.py │ │ ├── stream_reduce_mul │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_mul.py │ │ │ └── thread_stream_reduce_mul.py │ │ ├── stream_reduce_source_join │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_source_join.py │ │ │ └── thread_stream_reduce_source_join.py │ │ ├── stream_reduce_source_join_and_run │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_source_join_and_run.py │ │ │ └── thread_stream_reduce_source_join_and_run.py │ │ ├── stream_reduce_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reduce_stall.py │ │ │ └── thread_stream_reduce_stall.py │ │ ├── stream_reg │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reg.py │ │ │ └── thread_stream_reg.py │ │ ├── stream_reinterpret_cast │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_reinterpret_cast.py │ │ │ └── thread_stream_reinterpret_cast.py │ │ ├── stream_ringbuffer │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_ringbuffer.py │ │ │ └── thread_stream_ringbuffer.py │ │ ├── stream_ringbuffer_multi │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_ringbuffer_multi.py │ │ │ └── thread_stream_ringbuffer_multi.py │ │ ├── stream_ringbuffer_reuse │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_ringbuffer_reuse.py │ │ │ └── thread_stream_ringbuffer_reuse.py │ │ ├── stream_ringbuffer_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_ringbuffer_stall.py │ │ │ └── thread_stream_ringbuffer_stall.py │ │ ├── stream_scratchpad │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_scratchpad.py │ │ │ └── thread_stream_scratchpad.py │ │ ├── stream_scratchpad_chain │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_scratchpad_chain.py │ │ │ └── thread_stream_scratchpad_chain.py │ │ ├── stream_scratchpad_multiread │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_scratchpad_multiread.py │ │ │ └── thread_stream_scratchpad_multiread.py │ │ ├── stream_scratchpad_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_scratchpad_stall.py │ │ │ └── thread_stream_scratchpad_stall.py │ │ ├── stream_scratchpad_when │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_scratchpad_when.py │ │ │ └── thread_stream_scratchpad_when.py │ │ ├── stream_sink_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_sink_fifo.py │ │ │ └── thread_stream_sink_fifo.py │ │ ├── stream_source_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_source_fifo.py │ │ │ └── thread_stream_source_fifo.py │ │ ├── stream_source_join │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_source_join.py │ │ │ └── thread_stream_source_join.py │ │ ├── stream_source_join_and_run │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_source_join_and_run.py │ │ │ └── thread_stream_source_join_and_run.py │ │ ├── stream_split │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_split.py │ │ │ └── thread_stream_split.py │ │ ├── stream_split_residue │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_split_residue.py │ │ │ └── thread_stream_split_residue.py │ │ ├── stream_split_reverse │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_split_reverse.py │ │ │ └── thread_stream_split_reverse.py │ │ ├── stream_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_stall.py │ │ │ └── thread_stream_stall.py │ │ ├── stream_stride │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_stride.py │ │ │ └── thread_stream_stride.py │ │ ├── stream_substream │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream.py │ │ │ └── thread_stream_substream.py │ │ ├── stream_substream_dump │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_dump.py │ │ │ └── thread_stream_substream_dump.py │ │ ├── stream_substream_multicall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_multicall.py │ │ │ └── thread_stream_substream_multicall.py │ │ ├── stream_substream_multicycle │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_multicycle.py │ │ │ └── thread_stream_substream_multicycle.py │ │ ├── stream_substream_multicycle2 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_multicycle2.py │ │ │ └── thread_stream_substream_multicycle2.py │ │ ├── stream_substream_multicycle_read_write_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_multicycle_read_modify_write.py │ │ │ └── thread_stream_substream_multicycle_read_modify_write.py │ │ ├── stream_substream_multicycle_reduce │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_multicycle_reduce.py │ │ │ └── thread_stream_substream_multicycle_reduce.py │ │ ├── stream_substream_nested_reduce │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_nested_reduce.py │ │ │ └── thread_stream_substream_nested_reduce.py │ │ ├── stream_substream_nested_reduce2 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_nested_reduce2.py │ │ │ └── thread_stream_substream_nested_reduce2.py │ │ ├── stream_substream_nested_reduce3 │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_nested_reduce3.py │ │ │ └── thread_stream_substream_nested_reduce3.py │ │ ├── stream_substream_reduce │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_reduce.py │ │ │ └── thread_stream_substream_reduce.py │ │ ├── stream_substream_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_stall.py │ │ │ └── thread_stream_substream_stall.py │ │ ├── stream_substream_unbalance │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_substream_unblance.py │ │ │ └── thread_stream_substream_unbalance.py │ │ ├── stream_sync │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_sync.py │ │ │ └── thread_stream_sync.py │ │ ├── stream_terminate │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_terminate.py │ │ │ └── thread_stream_terminate.py │ │ ├── stream_terminate_search │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_terminate_search.py │ │ │ └── thread_stream_terminate_search.py │ │ ├── stream_terminate_search_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_terminate_search_stall.py │ │ │ └── thread_stream_terminate_search_stall.py │ │ ├── stream_terminate_source_join_and_run │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_terminate_source_join_and_run.py │ │ │ └── thread_stream_terminate_source_join_and_run.py │ │ ├── stream_terminate_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_terminate_stall.py │ │ │ └── thread_stream_terminate_stall.py │ │ ├── stream_transpose │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_transpose.py │ │ │ └── thread_stream_transpose.py │ │ ├── stream_variable_latency │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_variable_latency.py │ │ │ └── thread_stream_variable_latency.py │ │ ├── stream_write_fifo │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_write_fifo.py │ │ │ └── thread_stream_write_fifo.py │ │ ├── stream_write_fifo_when │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_write_fifo_when.py │ │ │ └── thread_stream_write_fifo_when.py │ │ ├── stream_write_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_write_ram.py │ │ │ └── thread_stream_write_ram.py │ │ ├── stream_write_ram_dump │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_write_ram_dump.py │ │ │ └── thread_stream_write_ram_dump.py │ │ ├── stream_write_ram_stall │ │ │ ├── Makefile │ │ │ ├── test_thread_stream_write_ram_stall.py │ │ │ └── thread_stream_write_ram_stall.py │ │ ├── thread_pool │ │ │ ├── Makefile │ │ │ ├── test_thread_thread_pool.py │ │ │ └── thread_thread_pool.py │ │ ├── to_multibank_ram │ │ │ ├── Makefile │ │ │ ├── test_thread_to_multibank_ram.py │ │ │ └── thread_to_multibank_ram.py │ │ ├── to_thread_pool │ │ │ ├── Makefile │ │ │ ├── test_thread_to_thread_pool.py │ │ │ └── thread_to_thread_pool.py │ │ ├── uart │ │ │ ├── Makefile │ │ │ ├── test_thread_uart.py │ │ │ └── thread_uart.py │ │ └── write │ │ │ ├── Makefile │ │ │ ├── test_thread_write.py │ │ │ └── thread_write.py │ └── types_ │ │ ├── Makefile │ │ ├── axi_ │ │ ├── Makefile │ │ ├── memory_model_read │ │ │ ├── Makefile │ │ │ ├── test_types_memory_model_read.py │ │ │ └── types_memory_model_read.py │ │ ├── memory_model_write │ │ │ ├── Makefile │ │ │ ├── test_types_memory_model_write.py │ │ │ └── types_memory_model_write.py │ │ ├── read │ │ │ ├── Makefile │ │ │ ├── test_types_axi_read.py │ │ │ └── types_axi_read.py │ │ ├── read_lite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_read_lite.py │ │ │ └── types_axi_read_lite.py │ │ ├── slave_read │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_read.py │ │ │ └── types_axi_slave_read.py │ │ ├── slave_read_lite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_read_lite.py │ │ │ └── types_axi_slave_read_lite.py │ │ ├── slave_readwrite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_readwrite.py │ │ │ └── types_axi_slave_readwrite.py │ │ ├── slave_readwrite_lite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_readwrite_lite.py │ │ │ └── types_axi_slave_readwrite_lite.py │ │ ├── slave_readwrite_lite_simultaneous │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_readwrite_lite_simultaneous.py │ │ │ └── types_axi_slave_readwrite_lite_simultaneous.py │ │ ├── slave_readwrite_simultaneous │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_readwrite_simultaneous.py │ │ │ └── types_axi_slave_readwrite_simultaneous.py │ │ ├── slave_write │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_write.py │ │ │ └── types_axi_slave_write.py │ │ ├── slave_write_lite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_slave_write_lite.py │ │ │ └── types_axi_slave_write_lite.py │ │ ├── write │ │ │ ├── Makefile │ │ │ ├── test_types_axi_write.py │ │ │ └── types_axi_write.py │ │ └── write_lite │ │ │ ├── Makefile │ │ │ ├── test_types_axi_write_lite.py │ │ │ └── types_axi_write_lite.py │ │ ├── fixed_ │ │ ├── Makefile │ │ ├── add │ │ │ ├── Makefile │ │ │ ├── test_types_fixed_add.py │ │ │ └── types_fixed_add.py │ │ ├── div │ │ │ ├── Makefile │ │ │ ├── test_types_fixed_div.py │ │ │ └── types_fixed_div.py │ │ └── mul │ │ │ ├── Makefile │ │ │ ├── test_types_fixed_mul.py │ │ │ └── types_fixed_mul.py │ │ ├── ipxact_ │ │ ├── Makefile │ │ ├── master │ │ │ ├── Makefile │ │ │ ├── test_types_ipxact_master.py │ │ │ └── types_ipxact_master.py │ │ └── slave_lite │ │ │ ├── Makefile │ │ │ ├── test_types_ipxact_slave_lite.py │ │ │ └── types_ipxact_slave_lite.py │ │ ├── mul_ │ │ ├── Makefile │ │ ├── with_all │ │ │ ├── Makefile │ │ │ ├── test_types_mul_with_all.py │ │ │ └── types_mul_with_all.py │ │ ├── with_enable_valid │ │ │ ├── Makefile │ │ │ ├── test_types_mul_with_enable_valid.py │ │ │ └── types_mul_with_enable_valid.py │ │ └── without_all │ │ │ ├── Makefile │ │ │ ├── test_types_mul_without_all.py │ │ │ └── types_mul_without_all.py │ │ ├── ram_ │ │ ├── Makefile │ │ ├── async │ │ │ ├── Makefile │ │ │ ├── test_types_ram_async.py │ │ │ └── types_ram_async.py │ │ ├── sync │ │ │ ├── Makefile │ │ │ ├── test_types_ram_sync.py │ │ │ └── types_ram_sync.py │ │ └── sync_with_enable │ │ │ ├── Makefile │ │ │ ├── test_types_ram_sync_with_enable.py │ │ │ └── types_ram_sync_with_enable.py │ │ ├── rom_ │ │ ├── Makefile │ │ ├── async │ │ │ ├── Makefile │ │ │ ├── test_types_lut_async.py │ │ │ └── types_rom_async.py │ │ ├── sync │ │ │ ├── Makefile │ │ │ ├── test_types_rom_sync.py │ │ │ └── types_rom_sync.py │ │ └── sync_enable │ │ │ ├── Makefile │ │ │ ├── test_types_rom_sync_enable.py │ │ │ └── types_rom_sync_enable.py │ │ └── saturate_ │ │ ├── Makefile │ │ ├── add │ │ ├── Makefile │ │ ├── test_types_saturate_add.py │ │ └── types_saturate_add.py │ │ └── sub │ │ ├── Makefile │ │ ├── test_types_saturate_sub.py │ │ └── types_saturate_sub.py ├── simulation │ ├── Makefile │ ├── simulator │ │ ├── Makefile │ │ ├── iverilog │ │ │ ├── Makefile │ │ │ ├── simulation_simulator_iverilog.py │ │ │ └── test_simulation_simulator_iverilog.py │ │ ├── libdir │ │ │ ├── Makefile │ │ │ ├── simulation_simulator_libdir.py │ │ │ ├── subdir │ │ │ │ └── mymod.v │ │ │ └── test_simulation_simulator_libdir.py │ │ ├── vcs │ │ │ ├── Makefile │ │ │ ├── simulation_simulator_vcs.py │ │ │ └── test_simulation_simulator_vcs.py │ │ └── verilator │ │ │ ├── Makefile │ │ │ ├── simulation_simulator_verilator.py │ │ │ └── test_simulation_simulator_verilator.py │ └── testbench │ │ ├── Makefile │ │ ├── simulation_testbench.py │ │ └── test_simulation_testbench.py └── verilog │ ├── Makefile │ └── from_verilog_ │ ├── Makefile │ ├── branchpredunit │ ├── Makefile │ ├── branch.v │ ├── from_verilog_branchpredunit.py │ └── test_from_verilog_branchpredunit.py │ ├── module │ ├── Makefile │ ├── from_verilog_module.py │ ├── led.v │ └── test_from_verilog_module.py │ ├── module_generate │ ├── Makefile │ ├── from_verilog_module_generate.py │ ├── led.v │ └── test_from_verilog_module_generate.py │ ├── module_initial │ ├── Makefile │ ├── from_verilog_module_initial.py │ ├── led.v │ └── test_from_verilog_module_initial.py │ ├── module_modify │ ├── Makefile │ ├── from_verilog_module_modify.py │ ├── led.v │ └── test_from_verilog_module_modify.py │ ├── module_oldstylecode │ ├── Makefile │ ├── from_verilog_module_oldstylecode.py │ ├── led.v │ └── test_from_verilog_module_oldstylecode.py │ ├── module_str │ ├── Makefile │ ├── from_verilog_module_str.py │ └── test_from_verilog_module_str.py │ ├── pycoram_ctrl_thread │ ├── Makefile │ ├── ctrl_thread.v │ ├── from_verilog_pycoram_ctrl_thread.py │ └── test_from_verilog_pycoram_ctrl_thread.py │ ├── pycoram_object │ ├── Makefile │ ├── from_verilog_pycoram_object.py │ ├── pycoram.v │ ├── test_from_verilog_pycoram_object.py │ └── userlogic.v │ ├── sensitiveall │ ├── Makefile │ ├── from_verilog_sensitiveall.py │ ├── led.v │ └── test_from_verilog_sensitiveall.py │ ├── stub_module │ ├── Makefile │ ├── from_verilog_stub_module.py │ ├── led.v │ └── test_from_verilog_stub_module.py │ └── stub_module_str │ ├── Makefile │ ├── from_verilog_stub_module_str.py │ └── test_from_verilog_stub_module_str.py ├── tests_obsolete ├── Makefile └── extension │ ├── Makefile │ ├── dataflow_ │ ├── Makefile │ ├── _abs │ │ ├── Makefile │ │ ├── dataflow__abs.py │ │ └── test_dataflow__abs.py │ ├── _iter │ │ ├── Makefile │ │ ├── dataflow__iter.py │ │ └── test_dataflow__iter.py │ ├── _slice │ │ ├── Makefile │ │ ├── dataflow__slice.py │ │ └── test_dataflow__slice.py │ ├── add │ │ ├── Makefile │ │ ├── dataflow_add.py │ │ └── test_dataflow_add.py │ ├── add_nocontrol │ │ ├── Makefile │ │ ├── dataflow_add_nocontrol.py │ │ └── test_dataflow_add_nocontrol.py │ ├── add_nostall │ │ ├── Makefile │ │ ├── dataflow_add_nostall.py │ │ └── test_dataflow_add_nostall.py │ ├── add_signed │ │ ├── Makefile │ │ ├── dataflow_add_signed.py │ │ └── test_dataflow_add_signed.py │ ├── alias │ │ ├── Makefile │ │ ├── dataflow_alias.py │ │ └── test_dataflow_alias.py │ ├── average │ │ ├── Makefile │ │ ├── dataflow_average.py │ │ └── test_dataflow_average.py │ ├── connect │ │ ├── Makefile │ │ ├── dataflow_connect.py │ │ └── test_dataflow_connect.py │ ├── counter │ │ ├── Makefile │ │ ├── dataflow_counter.py │ │ └── test_dataflow_counter.py │ ├── counter_enable │ │ ├── Makefile │ │ ├── dataflow_counter_enable.py │ │ └── test_dataflow_counter_enable.py │ ├── counter_reset │ │ ├── Makefile │ │ ├── dataflow_counter_reset.py │ │ └── test_dataflow_counter_reset.py │ ├── custom │ │ ├── Makefile │ │ ├── dataflow_custom.py │ │ └── test_dataflow_custom.py │ ├── div │ │ ├── Makefile │ │ ├── dataflow_div.py │ │ └── test_dataflow_div.py │ ├── div_signed │ │ ├── Makefile │ │ ├── dataflow_div_signed.py │ │ └── test_dataflow_div_signed.py │ ├── fixed_add │ │ ├── Makefile │ │ ├── dataflow_fixed_add.py │ │ └── test_dataflow_fixed_add.py │ ├── fixed_add_shift │ │ ├── Makefile │ │ ├── dataflow_fixed_add_shift.py │ │ └── test_dataflow_fixed_add_shift.py │ ├── fixed_add_shift_signed │ │ ├── Makefile │ │ ├── dataflow_fixed_add_shift_signed.py │ │ └── test_dataflow_fixed_add_shift_signed.py │ ├── fixed_mul │ │ ├── Makefile │ │ ├── dataflow_fixed_mul.py │ │ └── test_dataflow_fixed_mul.py │ ├── fixed_mul_shift │ │ ├── Makefile │ │ ├── dataflow_fixed_mul_shift.py │ │ └── test_dataflow_fixed_mul_shift.py │ ├── fixed_mul_shift_signed │ │ ├── Makefile │ │ ├── dataflow_fixed_mul_shift_signed.py │ │ └── test_dataflow_fixed_mul_shift_signed.py │ ├── getio │ │ ├── Makefile │ │ ├── dataflow_getio.py │ │ └── test_dataflow_getio.py │ ├── graph_add │ │ ├── Makefile │ │ ├── dataflow_graph_add.py │ │ └── test_dataflow_graph_add.py │ ├── graph_average │ │ ├── Makefile │ │ ├── dataflow_graph_average.py │ │ └── test_dataflow_graph_average.py │ ├── graph_pass │ │ ├── Makefile │ │ ├── dataflow_graph_pass.py │ │ └── test_dataflow_graph_pass.py │ ├── implement_add │ │ ├── Makefile │ │ ├── dataflow_implement_add.py │ │ └── test_dataflow_implement_add.py │ ├── implement_embedded │ │ ├── Makefile │ │ ├── dataflow_implement_embedded.py │ │ └── test_dataflow_implement_embedded.py │ ├── inc │ │ ├── Makefile │ │ ├── dataflow_inc.py │ │ └── test_dataflow_inc.py │ ├── loop │ │ ├── Makefile │ │ ├── dataflow_loop.py │ │ └── test_dataflow_loop.py │ ├── lut │ │ ├── Makefile │ │ ├── dataflow_lut.py │ │ └── test_dataflow_lut.py │ ├── mac │ │ ├── Makefile │ │ ├── dataflow_mac.py │ │ └── test_dataflow_mac.py │ ├── manager │ │ ├── Makefile │ │ ├── dataflow_manager.py │ │ └── test_dataflow_manager.py │ ├── manager_readwrite │ │ ├── Makefile │ │ ├── dataflow_manager_readwrite.py │ │ └── test_dataflow_manager_readwrite.py │ ├── mod │ │ ├── Makefile │ │ ├── dataflow_mod.py │ │ └── test_dataflow_mod.py │ ├── mul │ │ ├── Makefile │ │ ├── dataflow_mul.py │ │ └── test_dataflow_mul.py │ ├── mul_signed │ │ ├── Makefile │ │ ├── dataflow_mul_signed.py │ │ └── test_dataflow_mul_signed.py │ ├── muladd │ │ ├── Makefile │ │ ├── dataflow_muladd.py │ │ └── test_dataflow_muladd.py │ ├── multiple_manager │ │ ├── Makefile │ │ ├── dataflow_multiple_manager.py │ │ └── test_dataflow_multiple_manager.py │ ├── multireadwrite │ │ ├── Makefile │ │ ├── dataflow_multireadwrite.py │ │ └── test_dataflow_multireadwrite.py │ ├── mux │ │ ├── Makefile │ │ ├── dataflow_mux.py │ │ └── test_dataflow_mux.py │ ├── mux_const │ │ ├── Makefile │ │ ├── dataflow_mux_const.py │ │ └── test_dataflow_mux_const.py │ ├── parameter │ │ ├── Makefile │ │ ├── dataflow_parameter.py │ │ └── test_dataflow_parameter.py │ ├── pass │ │ ├── Makefile │ │ ├── dataflow_pass.py │ │ └── test_dataflow_pass.py │ ├── pass_nocontrol │ │ ├── Makefile │ │ ├── dataflow_pass_nocontrol.py │ │ └── test_dataflow_pass_nocontrol.py │ ├── prev │ │ ├── Makefile │ │ ├── dataflow_prev.py │ │ └── test_dataflow_prev.py │ ├── readwrite │ │ ├── Makefile │ │ ├── dataflow_readwrite.py │ │ └── test_dataflow_readwrite.py │ ├── reduceadd │ │ ├── Makefile │ │ ├── dataflow_reduceadd.py │ │ └── test_dataflow_reduceadd.py │ ├── reduceadd_enable │ │ ├── Makefile │ │ ├── dataflow_reduceadd_enable.py │ │ └── test_dataflow_reduceadd_enable.py │ ├── reduceadd_reset │ │ ├── Makefile │ │ ├── dataflow_reduceadd_reset.py │ │ └── test_dataflow_reduceadd_reset.py │ ├── reduceadd_valid │ │ ├── Makefile │ │ ├── dataflow_reduceadd_valid.py │ │ └── test_dataflow_reduceadd_valid.py │ ├── reduceadd_valid_enable │ │ ├── Makefile │ │ ├── dataflow_reduceadd_valid_enable.py │ │ └── test_dataflow_reduceadd_valid_enable.py │ ├── reducecustom │ │ ├── Makefile │ │ ├── dataflow_reducecustom.py │ │ └── test_dataflow_reducecustom.py │ ├── reducemul │ │ ├── Makefile │ │ ├── dataflow_reducemul.py │ │ └── test_dataflow_reducemul.py │ ├── sign │ │ ├── Makefile │ │ ├── dataflow_sign.py │ │ └── test_dataflow_sign.py │ ├── two_outputs_addsub │ │ ├── Makefile │ │ ├── dataflow_two_outputs_addsub.py │ │ └── test_dataflow_two_outputs_addsub.py │ ├── two_outputs_mul │ │ ├── Makefile │ │ ├── dataflow_two_outputs_mul.py │ │ └── test_dataflow_two_outputs_mul.py │ └── unbalanced_outputs │ │ ├── Makefile │ │ ├── dataflow_unbalanced_outputs.py │ │ └── test_dataflow_unbalanced_outputs.py │ └── pipeline_ │ ├── Makefile │ ├── acc_add │ ├── Makefile │ ├── pipeline_acc_add.py │ └── test_pipeline_acc_add.py │ ├── acc_add_valid │ ├── Makefile │ ├── pipeline_acc_add_valid.py │ └── test_pipeline_acc_add_valid.py │ ├── acc_add_validready │ ├── Makefile │ ├── pipeline_acc_add_validready.py │ └── test_pipeline_acc_add_validready.py │ ├── acc_custom │ ├── Makefile │ ├── pipeline_acc_custom.py │ └── test_pipeline_acc_custom.py │ ├── draw_graph │ ├── Makefile │ ├── pipeline_draw_graph.py │ └── test_pipeline_draw_graph.py │ ├── inc │ ├── Makefile │ ├── pipeline_inc.py │ └── test_pipeline_inc.py │ ├── multi_input │ ├── Makefile │ ├── pipeline_multi_input.py │ └── test_pipeline_multi_input.py │ ├── multi_output │ ├── Makefile │ ├── pipeline_multi_output.py │ └── test_pipeline_multi_output.py │ ├── select │ ├── Makefile │ ├── pipeline_select.py │ └── test_pipeline_select.py │ ├── single_add │ ├── Makefile │ ├── pipeline_single_add.py │ └── test_pipeline_single_add.py │ ├── single_add_valid │ ├── Makefile │ ├── pipeline_single_add_valid.py │ └── test_pipeline_single_add_valid.py │ ├── single_add_validready │ ├── Makefile │ ├── pipeline_single_add_validready.py │ └── test_pipeline_single_add_validready.py │ ├── single_passthrough │ ├── Makefile │ ├── pipeline_single_passthrough.py │ └── test_pipeline_single_passthrough.py │ └── unbalanced_output │ ├── Makefile │ ├── pipeline_unbalanced_output.py │ └── test_pipeline_unbalanced_output.py └── veriloggen ├── Makefile ├── VERSION ├── __init__.py ├── core ├── Makefile ├── __init__.py ├── collect_visitor.py ├── function.py ├── module.py ├── rename_visitor.py ├── submodule.py ├── task.py └── vtypes.py ├── dataflow ├── Makefile ├── __init__.py ├── allocator.py ├── dataflow.py ├── div.py ├── dtypes.py ├── graph.py ├── mul.py ├── scheduler.py └── visitor.py ├── fsm ├── Makefile ├── __init__.py └── fsm.py ├── optimizer ├── Makefile ├── __init__.py └── optimizer.py ├── pipeline ├── Makefile ├── __init__.py └── pipeline.py ├── resolver ├── Makefile ├── __init__.py └── resolver.py ├── seq ├── Makefile ├── __init__.py ├── reset_visitor.py ├── seq.py └── subst_visitor.py ├── simulation ├── Makefile ├── __init__.py ├── simulation.py └── verilator_template.cpp ├── stream ├── Makefile ├── __init__.py ├── allocator.py ├── div.py ├── graph.py ├── madd.py ├── mul.py ├── scheduler.py ├── stream.py ├── stypes.py └── visitor.py ├── thread ├── Makefile ├── __init__.py ├── axi.py ├── axim.py ├── axim_for_axistream.py ├── axis.py ├── axistreamin.py ├── axistreamout.py ├── compiler.py ├── fifo.py ├── fixed.py ├── operator.py ├── pool.py ├── ram.py ├── scope.py ├── stream.py ├── thread.py ├── ttypes.py ├── uart.py └── util.py ├── types ├── Makefile ├── __init__.py ├── axi.py ├── componentgen.py ├── fifo.py ├── fixed.py ├── ipxact.py ├── mul.py ├── ram.py ├── rom.py ├── saturate.py ├── skidbuffer.py ├── template │ ├── Makefile │ ├── __init__.py │ ├── bd.tcl │ ├── ipxact.xdc │ └── xgui_tcl.txt └── util.py └── verilog ├── Makefile ├── __init__.py ├── from_verilog.py └── to_verilog.py /.github/workflows/main.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/.github/workflows/main.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | *.pyc 2 | *.out 3 | parsetab.py 4 | -------------------------------------------------------------------------------- /.travis.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/.travis.yml -------------------------------------------------------------------------------- /CONTRIBUTORS.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/CONTRIBUTORS.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/LICENSE -------------------------------------------------------------------------------- /MANIFEST.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/MANIFEST.in -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/README.md -------------------------------------------------------------------------------- /by_examples.ipynb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/by_examples.ipynb -------------------------------------------------------------------------------- /conftest.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/conftest.py -------------------------------------------------------------------------------- /docker/Dockerfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/docker/Dockerfile -------------------------------------------------------------------------------- /examples/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/Makefile -------------------------------------------------------------------------------- /examples/axi_stream_ultra96v2_pynq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/axi_stream_ultra96v2_pynq/Makefile -------------------------------------------------------------------------------- /examples/axi_stream_ultra96v2_pynq/axi_stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/axi_stream_ultra96v2_pynq/axi_stream.py -------------------------------------------------------------------------------- /examples/axi_stream_ultra96v2_pynq/test_axi_stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/axi_stream_ultra96v2_pynq/test_axi_stream.py -------------------------------------------------------------------------------- /examples/chatter_clear/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/chatter_clear/Makefile -------------------------------------------------------------------------------- /examples/chatter_clear/chatter_clear.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/chatter_clear/chatter_clear.py -------------------------------------------------------------------------------- /examples/chatter_clear/test_chatter_clear.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/chatter_clear/test_chatter_clear.py -------------------------------------------------------------------------------- /examples/counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/counter/Makefile -------------------------------------------------------------------------------- /examples/counter/counter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/counter/counter.py -------------------------------------------------------------------------------- /examples/counter/test_counter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/counter/test_counter.py -------------------------------------------------------------------------------- /examples/fifo_rtl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/fifo_rtl/Makefile -------------------------------------------------------------------------------- /examples/fifo_rtl/fifo_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/fifo_rtl/fifo_rtl.py -------------------------------------------------------------------------------- /examples/fifo_rtl/test_fifo_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/fifo_rtl/test_fifo_rtl.py -------------------------------------------------------------------------------- /examples/led/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/led/Makefile -------------------------------------------------------------------------------- /examples/led/led.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/led/led.py -------------------------------------------------------------------------------- /examples/led/test_led.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/led/test_led.py -------------------------------------------------------------------------------- /examples/manyled/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/manyled/Makefile -------------------------------------------------------------------------------- /examples/manyled/manyled.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/manyled/manyled.py -------------------------------------------------------------------------------- /examples/manyled/test_manyled.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/manyled/test_manyled.py -------------------------------------------------------------------------------- /examples/ram_rtl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/ram_rtl/Makefile -------------------------------------------------------------------------------- /examples/ram_rtl/ram_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/ram_rtl/ram_rtl.py -------------------------------------------------------------------------------- /examples/ram_rtl/test_ram_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/ram_rtl/test_ram_rtl.py -------------------------------------------------------------------------------- /examples/read_verilog_code/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/read_verilog_code/Makefile -------------------------------------------------------------------------------- /examples/read_verilog_code/read_verilog_code.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/read_verilog_code/read_verilog_code.py -------------------------------------------------------------------------------- /examples/read_verilog_code/test_read_verilog_code.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/read_verilog_code/test_read_verilog_code.py -------------------------------------------------------------------------------- /examples/regchain/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/regchain/Makefile -------------------------------------------------------------------------------- /examples/regchain/regchain.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/regchain/regchain.py -------------------------------------------------------------------------------- /examples/regchain/test_regchain.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/regchain/test_regchain.py -------------------------------------------------------------------------------- /examples/simulation_verilator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/simulation_verilator/Makefile -------------------------------------------------------------------------------- /examples/simulation_verilator/simulation_verilator.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/simulation_verilator/simulation_verilator.py -------------------------------------------------------------------------------- /examples/sort/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/sort/Makefile -------------------------------------------------------------------------------- /examples/sort/sort.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/sort/sort.py -------------------------------------------------------------------------------- /examples/sort/test_sort.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/sort/test_sort.py -------------------------------------------------------------------------------- /examples/stream_axi_stream_fifo_ultra96v2_pynq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/stream_axi_stream_fifo_ultra96v2_pynq/Makefile -------------------------------------------------------------------------------- /examples/stream_matmul_ultra96v2_pynq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/stream_matmul_ultra96v2_pynq/Makefile -------------------------------------------------------------------------------- /examples/stream_matmul_ultra96v2_pynq/stream_matmul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/stream_matmul_ultra96v2_pynq/stream_matmul.py -------------------------------------------------------------------------------- /examples/thread_add_ipxact/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_add_ipxact/Makefile -------------------------------------------------------------------------------- /examples/thread_add_ipxact/test_thread_add_ipxact.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_add_ipxact/test_thread_add_ipxact.py -------------------------------------------------------------------------------- /examples/thread_add_ipxact/thread_add_ipxact.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_add_ipxact/thread_add_ipxact.py -------------------------------------------------------------------------------- /examples/thread_axi_slave_ipxact/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_axi_slave_ipxact/Makefile -------------------------------------------------------------------------------- /examples/thread_embedded_verilog_ipxact/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_embedded_verilog_ipxact/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul/test_thread_matmul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul/test_thread_matmul.py -------------------------------------------------------------------------------- /examples/thread_matmul/thread_matmul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul/thread_matmul.py -------------------------------------------------------------------------------- /examples/thread_matmul_ext_onchip_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_ext_onchip_ram/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul_ipxact/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_ipxact/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul_ipxact/thread_matmul_ipxact.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_ipxact/thread_matmul_ipxact.py -------------------------------------------------------------------------------- /examples/thread_matmul_narrow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_narrow/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul_narrow/thread_matmul_narrow.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_narrow/thread_matmul_narrow.py -------------------------------------------------------------------------------- /examples/thread_matmul_wide/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_wide/Makefile -------------------------------------------------------------------------------- /examples/thread_matmul_wide/test_thread_matmul_wide.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_wide/test_thread_matmul_wide.py -------------------------------------------------------------------------------- /examples/thread_matmul_wide/thread_matmul_wide.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_matmul_wide/thread_matmul_wide.py -------------------------------------------------------------------------------- /examples/thread_memcpy_ipxact_ultra96v2_pynq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_memcpy_ipxact_ultra96v2_pynq/Makefile -------------------------------------------------------------------------------- /examples/thread_multithread_top_nexys4/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_multithread_top_nexys4/Makefile -------------------------------------------------------------------------------- /examples/thread_multithread_top_nexys4/nexys4/top.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_multithread_top_nexys4/nexys4/top.bit -------------------------------------------------------------------------------- /examples/thread_uart_top_nexys4/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_uart_top_nexys4/Makefile -------------------------------------------------------------------------------- /examples/thread_uart_top_nexys4/nexys4/top.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_uart_top_nexys4/nexys4/top.bit -------------------------------------------------------------------------------- /examples/thread_uart_top_nexys4/test_thread_uart_top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_uart_top_nexys4/test_thread_uart_top.py -------------------------------------------------------------------------------- /examples/thread_uart_top_nexys4/thread_uart_top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_uart_top_nexys4/thread_uart_top.py -------------------------------------------------------------------------------- /examples/thread_verilog_submodule_ipxact/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/thread_verilog_submodule_ipxact/Makefile -------------------------------------------------------------------------------- /examples/uart/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/uart/Makefile -------------------------------------------------------------------------------- /examples/uart/test_uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/uart/test_uart.py -------------------------------------------------------------------------------- /examples/uart/uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/uart/uart.py -------------------------------------------------------------------------------- /examples/uart/uart_same.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples/uart/uart_same.py -------------------------------------------------------------------------------- /examples_obsolete/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_example/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_example/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_example/dataflow_example.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_example/dataflow_example.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fft4/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fft4/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fft4/dataflow_fft4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fft4/dataflow_fft4.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fft4/test_dataflow_fft4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fft4/test_dataflow_fft4.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fftN/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fftN/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fftN/dataflow_fftN.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fftN/dataflow_fftN.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_fftN/test_dataflow_fftN.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_fftN/test_dataflow_fftN.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_movavg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_movavg/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_movavg/dataflow_movavg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_movavg/dataflow_movavg.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_movmin/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_movmin/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_movmin/dataflow_movmin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_movmin/dataflow_movmin.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_radix2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_radix2/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_radix2/dataflow_radix2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_radix2/dataflow_radix2.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_sort/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_sort/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_sort/dataflow_sort.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_sort/dataflow_sort.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_sort/test_dataflow_sort.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_sort/test_dataflow_sort.py -------------------------------------------------------------------------------- /examples_obsolete/dataflow_stencil/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_stencil/Makefile -------------------------------------------------------------------------------- /examples_obsolete/dataflow_stencil/dataflow_stencil.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/examples_obsolete/dataflow_stencil/dataflow_stencil.py -------------------------------------------------------------------------------- /hello_led.ipynb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/hello_led.ipynb -------------------------------------------------------------------------------- /hello_led.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/hello_led.py -------------------------------------------------------------------------------- /img/waveform.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/img/waveform.png -------------------------------------------------------------------------------- /pytest.ini: -------------------------------------------------------------------------------- 1 | [pytest] 2 | python_paths = ./ 3 | -------------------------------------------------------------------------------- /scripts/test-python2.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/scripts/test-python2.sh -------------------------------------------------------------------------------- /scripts/test-python3.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/scripts/test-python3.sh -------------------------------------------------------------------------------- /scripts/upload_pypi.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/scripts/upload_pypi.sh -------------------------------------------------------------------------------- /setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/setup.py -------------------------------------------------------------------------------- /tests/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/Makefile -------------------------------------------------------------------------------- /tests/core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/Makefile -------------------------------------------------------------------------------- /tests/core/_class/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_class/Makefile -------------------------------------------------------------------------------- /tests/core/_class/_class.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_class/_class.py -------------------------------------------------------------------------------- /tests/core/_class/test__class.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_class/test__class.py -------------------------------------------------------------------------------- /tests/core/_elif/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_elif/Makefile -------------------------------------------------------------------------------- /tests/core/_elif/_elif.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_elif/_elif.py -------------------------------------------------------------------------------- /tests/core/_elif/test__elif.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_elif/test__elif.py -------------------------------------------------------------------------------- /tests/core/_for/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_for/Makefile -------------------------------------------------------------------------------- /tests/core/_for/_for.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_for/_for.py -------------------------------------------------------------------------------- /tests/core/_for/test__for.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_for/test__for.py -------------------------------------------------------------------------------- /tests/core/_function/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_function/Makefile -------------------------------------------------------------------------------- /tests/core/_function/_function.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_function/_function.py -------------------------------------------------------------------------------- /tests/core/_function/test__function.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_function/test__function.py -------------------------------------------------------------------------------- /tests/core/_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_int/Makefile -------------------------------------------------------------------------------- /tests/core/_int/_int.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_int/_int.py -------------------------------------------------------------------------------- /tests/core/_int/test__int.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_int/test__int.py -------------------------------------------------------------------------------- /tests/core/_iter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_iter/Makefile -------------------------------------------------------------------------------- /tests/core/_iter/_iter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_iter/_iter.py -------------------------------------------------------------------------------- /tests/core/_iter/test__iter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_iter/test__iter.py -------------------------------------------------------------------------------- /tests/core/_list/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_list/Makefile -------------------------------------------------------------------------------- /tests/core/_list/_list.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_list/_list.py -------------------------------------------------------------------------------- /tests/core/_list/test__list.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_list/test__list.py -------------------------------------------------------------------------------- /tests/core/_slice/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_slice/Makefile -------------------------------------------------------------------------------- /tests/core/_slice/_slice.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_slice/_slice.py -------------------------------------------------------------------------------- /tests/core/_slice/test__slice.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_slice/test__slice.py -------------------------------------------------------------------------------- /tests/core/_while/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_while/Makefile -------------------------------------------------------------------------------- /tests/core/_while/_while.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_while/_while.py -------------------------------------------------------------------------------- /tests/core/_while/test__while.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/_while/test__while.py -------------------------------------------------------------------------------- /tests/core/blocking/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/blocking/Makefile -------------------------------------------------------------------------------- /tests/core/blocking/blocking.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/blocking/blocking.py -------------------------------------------------------------------------------- /tests/core/blocking/test_blocking.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/blocking/test_blocking.py -------------------------------------------------------------------------------- /tests/core/case/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/case/Makefile -------------------------------------------------------------------------------- /tests/core/case/case.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/case/case.py -------------------------------------------------------------------------------- /tests/core/case/test_case.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/case/test_case.py -------------------------------------------------------------------------------- /tests/core/cat/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cat/Makefile -------------------------------------------------------------------------------- /tests/core/cat/cat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cat/cat.py -------------------------------------------------------------------------------- /tests/core/cat/test_cat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cat/test_cat.py -------------------------------------------------------------------------------- /tests/core/cond/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cond/Makefile -------------------------------------------------------------------------------- /tests/core/cond/cond.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cond/cond.py -------------------------------------------------------------------------------- /tests/core/cond/test_cond.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/cond/test_cond.py -------------------------------------------------------------------------------- /tests/core/embeddedcode/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddedcode/Makefile -------------------------------------------------------------------------------- /tests/core/embeddedcode/embeddedcode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddedcode/embeddedcode.py -------------------------------------------------------------------------------- /tests/core/embeddedcode/test_embeddedcode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddedcode/test_embeddedcode.py -------------------------------------------------------------------------------- /tests/core/embeddednumeric/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddednumeric/Makefile -------------------------------------------------------------------------------- /tests/core/embeddednumeric/embeddednumeric.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddednumeric/embeddednumeric.py -------------------------------------------------------------------------------- /tests/core/embeddednumeric/test_embeddednumeric.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/embeddednumeric/test_embeddednumeric.py -------------------------------------------------------------------------------- /tests/core/equals/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/equals/Makefile -------------------------------------------------------------------------------- /tests/core/equals/equals.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/equals/equals.py -------------------------------------------------------------------------------- /tests/core/equals/test_equals.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/equals/test_equals.py -------------------------------------------------------------------------------- /tests/core/generate_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/Makefile -------------------------------------------------------------------------------- /tests/core/generate_/instance/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/instance/Makefile -------------------------------------------------------------------------------- /tests/core/generate_/instance/generate_instance.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/instance/generate_instance.py -------------------------------------------------------------------------------- /tests/core/generate_/instance/test_generate_instance.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/instance/test_generate_instance.py -------------------------------------------------------------------------------- /tests/core/generate_/variable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/variable/Makefile -------------------------------------------------------------------------------- /tests/core/generate_/variable/generate_variable.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/variable/generate_variable.py -------------------------------------------------------------------------------- /tests/core/generate_/variable/test_generate_variable.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/generate_/variable/test_generate_variable.py -------------------------------------------------------------------------------- /tests/core/initial/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/initial/Makefile -------------------------------------------------------------------------------- /tests/core/initial/initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/initial/initial.py -------------------------------------------------------------------------------- /tests/core/initial/test_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/initial/test_initial.py -------------------------------------------------------------------------------- /tests/core/instance_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/Makefile -------------------------------------------------------------------------------- /tests/core/instance_/connect_ports/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/connect_ports/Makefile -------------------------------------------------------------------------------- /tests/core/instance_/connect_same_name/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/connect_same_name/Makefile -------------------------------------------------------------------------------- /tests/core/instance_/multiple_instances/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/multiple_instances/Makefile -------------------------------------------------------------------------------- /tests/core/instance_/named_args/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/named_args/Makefile -------------------------------------------------------------------------------- /tests/core/instance_/named_args/instance_named_args.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/named_args/instance_named_args.py -------------------------------------------------------------------------------- /tests/core/instance_/noname_args/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/instance_/noname_args/Makefile -------------------------------------------------------------------------------- /tests/core/intx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intx/Makefile -------------------------------------------------------------------------------- /tests/core/intx/intx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intx/intx.py -------------------------------------------------------------------------------- /tests/core/intx/test_intx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intx/test_intx.py -------------------------------------------------------------------------------- /tests/core/intz/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intz/Makefile -------------------------------------------------------------------------------- /tests/core/intz/intz.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intz/intz.py -------------------------------------------------------------------------------- /tests/core/intz/test_intz.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/intz/test_intz.py -------------------------------------------------------------------------------- /tests/core/like/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/like/Makefile -------------------------------------------------------------------------------- /tests/core/like/like.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/like/like.py -------------------------------------------------------------------------------- /tests/core/like/test_like.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/like/test_like.py -------------------------------------------------------------------------------- /tests/core/logic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/logic/Makefile -------------------------------------------------------------------------------- /tests/core/logic/logic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/logic/logic.py -------------------------------------------------------------------------------- /tests/core/logic/test_logic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/logic/test_logic.py -------------------------------------------------------------------------------- /tests/core/meta/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/meta/Makefile -------------------------------------------------------------------------------- /tests/core/meta/meta.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/meta/meta.py -------------------------------------------------------------------------------- /tests/core/meta/test_meta.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/meta/test_meta.py -------------------------------------------------------------------------------- /tests/core/multiple_definition_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/multiple_definition_/Makefile -------------------------------------------------------------------------------- /tests/core/multiple_definition_/instance/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/multiple_definition_/instance/Makefile -------------------------------------------------------------------------------- /tests/core/multiple_definition_/variable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/multiple_definition_/variable/Makefile -------------------------------------------------------------------------------- /tests/core/mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux/Makefile -------------------------------------------------------------------------------- /tests/core/mux/mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux/mux.py -------------------------------------------------------------------------------- /tests/core/mux/test_mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux/test_mux.py -------------------------------------------------------------------------------- /tests/core/mux_const/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux_const/Makefile -------------------------------------------------------------------------------- /tests/core/mux_const/mux_const.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux_const/mux_const.py -------------------------------------------------------------------------------- /tests/core/mux_const/test_mux_const.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/mux_const/test_mux_const.py -------------------------------------------------------------------------------- /tests/core/op_reverse/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/op_reverse/Makefile -------------------------------------------------------------------------------- /tests/core/op_reverse/op_reverse.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/op_reverse/op_reverse.py -------------------------------------------------------------------------------- /tests/core/op_reverse/test_op_reverse.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/op_reverse/test_op_reverse.py -------------------------------------------------------------------------------- /tests/core/parameter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/parameter/Makefile -------------------------------------------------------------------------------- /tests/core/parameter/parameter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/parameter/parameter.py -------------------------------------------------------------------------------- /tests/core/parameter/test_parameter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/parameter/test_parameter.py -------------------------------------------------------------------------------- /tests/core/patternif/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternif/Makefile -------------------------------------------------------------------------------- /tests/core/patternif/patternif.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternif/patternif.py -------------------------------------------------------------------------------- /tests/core/patternif/test_patternif.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternif/test_patternif.py -------------------------------------------------------------------------------- /tests/core/patternmux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternmux/Makefile -------------------------------------------------------------------------------- /tests/core/patternmux/patternmux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternmux/patternmux.py -------------------------------------------------------------------------------- /tests/core/patternmux/test_patternmux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/patternmux/test_patternmux.py -------------------------------------------------------------------------------- /tests/core/primitive_mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/primitive_mux/Makefile -------------------------------------------------------------------------------- /tests/core/primitive_mux/primitive_mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/primitive_mux/primitive_mux.py -------------------------------------------------------------------------------- /tests/core/primitive_mux/test_primitive_mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/primitive_mux/test_primitive_mux.py -------------------------------------------------------------------------------- /tests/core/probe/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/probe/Makefile -------------------------------------------------------------------------------- /tests/core/probe/probe.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/probe/probe.py -------------------------------------------------------------------------------- /tests/core/probe/test_probe.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/probe/test_probe.py -------------------------------------------------------------------------------- /tests/core/repeat/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/repeat/Makefile -------------------------------------------------------------------------------- /tests/core/repeat/repeat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/repeat/repeat.py -------------------------------------------------------------------------------- /tests/core/repeat/test_repeat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/repeat/test_repeat.py -------------------------------------------------------------------------------- /tests/core/shift/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/shift/Makefile -------------------------------------------------------------------------------- /tests/core/shift/shift.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/shift/shift.py -------------------------------------------------------------------------------- /tests/core/shift/test_shift.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/shift/test_shift.py -------------------------------------------------------------------------------- /tests/core/singed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/singed/Makefile -------------------------------------------------------------------------------- /tests/core/singed/signed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/singed/signed.py -------------------------------------------------------------------------------- /tests/core/singed/test_signed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/singed/test_signed.py -------------------------------------------------------------------------------- /tests/core/stub_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/Makefile -------------------------------------------------------------------------------- /tests/core/stub_/_class/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/_class/Makefile -------------------------------------------------------------------------------- /tests/core/stub_/_class/stub__class.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/_class/stub__class.py -------------------------------------------------------------------------------- /tests/core/stub_/_class/test_stub__class.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/_class/test_stub__class.py -------------------------------------------------------------------------------- /tests/core/stub_/str/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str/Makefile -------------------------------------------------------------------------------- /tests/core/stub_/str/stub_str.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str/stub_str.py -------------------------------------------------------------------------------- /tests/core/stub_/str/test_stub_str.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str/test_stub_str.py -------------------------------------------------------------------------------- /tests/core/stub_/str_multiple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str_multiple/Makefile -------------------------------------------------------------------------------- /tests/core/stub_/str_multiple/stub_str_multiple.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str_multiple/stub_str_multiple.py -------------------------------------------------------------------------------- /tests/core/stub_/str_multiple/test_stub_str_multiple.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/str_multiple/test_stub_str_multiple.py -------------------------------------------------------------------------------- /tests/core/stub_/withcode/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/withcode/Makefile -------------------------------------------------------------------------------- /tests/core/stub_/withcode/stub_withcode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/withcode/stub_withcode.py -------------------------------------------------------------------------------- /tests/core/stub_/withcode/test_stub_withcode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/withcode/test_stub_withcode.py -------------------------------------------------------------------------------- /tests/core/stub_/withcode_multiple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/stub_/withcode_multiple/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/get/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/get/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/get/submodule_get.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/get/submodule_get.py -------------------------------------------------------------------------------- /tests/core/submodule_/get/test_submodule_get.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/get/test_submodule_get.py -------------------------------------------------------------------------------- /tests/core/submodule_/getattr/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/getattr/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/getattr/submodule_getattr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/getattr/submodule_getattr.py -------------------------------------------------------------------------------- /tests/core/submodule_/getattr/test_submodule_getattr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/getattr/test_submodule_getattr.py -------------------------------------------------------------------------------- /tests/core/submodule_/named_args/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/named_args/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/nonamed_args/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/nonamed_args/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/prefix/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/prefix/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/prefix/submodule_prefix.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/prefix/submodule_prefix.py -------------------------------------------------------------------------------- /tests/core/submodule_/prefix/test_submodule_prefix.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/prefix/test_submodule_prefix.py -------------------------------------------------------------------------------- /tests/core/submodule_/read_verilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/read_verilog/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/read_verilog_nested/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/read_verilog_nested/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/regex/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/regex/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/regex/submodule_regex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/regex/submodule_regex.py -------------------------------------------------------------------------------- /tests/core/submodule_/regex/test_submodule_regex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/regex/test_submodule_regex.py -------------------------------------------------------------------------------- /tests/core/submodule_/sim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/sim/Makefile -------------------------------------------------------------------------------- /tests/core/submodule_/sim/submodule_sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/sim/submodule_sim.py -------------------------------------------------------------------------------- /tests/core/submodule_/sim/test_submodule_sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/submodule_/sim/test_submodule_sim.py -------------------------------------------------------------------------------- /tests/core/systemtask/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/systemtask/Makefile -------------------------------------------------------------------------------- /tests/core/systemtask/systemtask.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/systemtask/systemtask.py -------------------------------------------------------------------------------- /tests/core/systemtask/test_systemtask.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/systemtask/test_systemtask.py -------------------------------------------------------------------------------- /tests/core/tmpvar/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/tmpvar/Makefile -------------------------------------------------------------------------------- /tests/core/tmpvar/test_tmpvar.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/tmpvar/test_tmpvar.py -------------------------------------------------------------------------------- /tests/core/tmpvar/tmpvar.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/core/tmpvar/tmpvar.py -------------------------------------------------------------------------------- /tests/extension/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/as_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/as_module/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/as_module/fsm_as_module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/as_module/fsm_as_module.py -------------------------------------------------------------------------------- /tests/extension/fsm_/as_module/test_fsm_as_module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/as_module/test_fsm_as_module.py -------------------------------------------------------------------------------- /tests/extension/fsm_/as_module_delayed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/as_module_delayed/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/branch/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/branch/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/branch/fsm_branch.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/branch/fsm_branch.py -------------------------------------------------------------------------------- /tests/extension/fsm_/branch/test_fsm_branch.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/branch/test_fsm_branch.py -------------------------------------------------------------------------------- /tests/extension/fsm_/countup_if_then/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/countup_if_then/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed/fsm_delayed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed/fsm_delayed.py -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed/test_fsm_delayed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed/test_fsm_delayed.py -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed_cond/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed_cond/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed_cond/fsm_delayed_cond.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed_cond/fsm_delayed_cond.py -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed_eager_val/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed_eager_val/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/delayed_lazy_cond/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/delayed_lazy_cond/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/goto_from/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/goto_from/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/goto_from/fsm_goto_from.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/goto_from/fsm_goto_from.py -------------------------------------------------------------------------------- /tests/extension/fsm_/goto_from/test_fsm_goto_from.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/goto_from/test_fsm_goto_from.py -------------------------------------------------------------------------------- /tests/extension/fsm_/hook/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/hook/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/hook/fsm_hook.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/hook/fsm_hook.py -------------------------------------------------------------------------------- /tests/extension/fsm_/hook/test_fsm_hook.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/hook/test_fsm_hook.py -------------------------------------------------------------------------------- /tests/extension/fsm_/hook_nested/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/hook_nested/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/hook_nested/fsm_hook_nested.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/hook_nested/fsm_hook_nested.py -------------------------------------------------------------------------------- /tests/extension/fsm_/make_case/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_case/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/make_case/fsm_make_case.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_case/fsm_make_case.py -------------------------------------------------------------------------------- /tests/extension/fsm_/make_case/test_fsm_make_case.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_case/test_fsm_make_case.py -------------------------------------------------------------------------------- /tests/extension/fsm_/make_if/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_if/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/make_if/fsm_make_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_if/fsm_make_if.py -------------------------------------------------------------------------------- /tests/extension/fsm_/make_if/test_fsm_make_if.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/make_if/test_fsm_make_if.py -------------------------------------------------------------------------------- /tests/extension/fsm_/multiple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/multiple/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/multiple/fsm_multiple.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/multiple/fsm_multiple.py -------------------------------------------------------------------------------- /tests/extension/fsm_/multiple/test_fsm_multiple.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/multiple/test_fsm_multiple.py -------------------------------------------------------------------------------- /tests/extension/fsm_/pattern/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/pattern/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/pattern/fsm_pattern.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/pattern/fsm_pattern.py -------------------------------------------------------------------------------- /tests/extension/fsm_/pattern/test_fsm_pattern.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/pattern/test_fsm_pattern.py -------------------------------------------------------------------------------- /tests/extension/fsm_/prev/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/prev/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/prev/fsm_prev.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/prev/fsm_prev.py -------------------------------------------------------------------------------- /tests/extension/fsm_/prev/test_fsm_prev.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/prev/test_fsm_prev.py -------------------------------------------------------------------------------- /tests/extension/fsm_/state/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/state/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/state/fsm_state.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/state/fsm_state.py -------------------------------------------------------------------------------- /tests/extension/fsm_/state/test_fsm_state.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/state/test_fsm_state.py -------------------------------------------------------------------------------- /tests/extension/fsm_/tmpfsm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/tmpfsm/Makefile -------------------------------------------------------------------------------- /tests/extension/fsm_/tmpfsm/fsm_tmpfsm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/tmpfsm/fsm_tmpfsm.py -------------------------------------------------------------------------------- /tests/extension/fsm_/tmpfsm/test_fsm_tmpfsm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/fsm_/tmpfsm/test_fsm_tmpfsm.py -------------------------------------------------------------------------------- /tests/extension/resolver_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/Makefile -------------------------------------------------------------------------------- /tests/extension/resolver_/bram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/bram/Makefile -------------------------------------------------------------------------------- /tests/extension/resolver_/bram/resolver_bram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/bram/resolver_bram.py -------------------------------------------------------------------------------- /tests/extension/resolver_/bram/test_resolver_bram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/bram/test_resolver_bram.py -------------------------------------------------------------------------------- /tests/extension/resolver_/div/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/div/Makefile -------------------------------------------------------------------------------- /tests/extension/resolver_/div/resolver_div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/div/resolver_div.py -------------------------------------------------------------------------------- /tests/extension/resolver_/div/test_resolver_div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/div/test_resolver_div.py -------------------------------------------------------------------------------- /tests/extension/resolver_/for_loop/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/for_loop/Makefile -------------------------------------------------------------------------------- /tests/extension/resolver_/for_loop/resolver_for_loop.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/for_loop/resolver_for_loop.py -------------------------------------------------------------------------------- /tests/extension/resolver_/nested_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/nested_module/Makefile -------------------------------------------------------------------------------- /tests/extension/resolver_/single_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/resolver_/single_module/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/as_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/as_module/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/as_module/seq_as_module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/as_module/seq_as_module.py -------------------------------------------------------------------------------- /tests/extension/seq_/as_module/test_seq_as_module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/as_module/test_seq_as_module.py -------------------------------------------------------------------------------- /tests/extension/seq_/as_module_array/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/as_module_array/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/compare/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/compare/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/compare/seq_compare.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/compare/seq_compare.py -------------------------------------------------------------------------------- /tests/extension/seq_/compare/test_seq_compare.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/compare/test_seq_compare.py -------------------------------------------------------------------------------- /tests/extension/seq_/countup/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup/seq_countup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup/seq_countup.py -------------------------------------------------------------------------------- /tests/extension/seq_/countup/test_seq_countup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup/test_seq_countup.py -------------------------------------------------------------------------------- /tests/extension/seq_/countup_cat/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_cat/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup_cat/seq_countup_cat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_cat/seq_countup_cat.py -------------------------------------------------------------------------------- /tests/extension/seq_/countup_if_elif/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_if_elif/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup_if_elif_delayed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_if_elif_delayed/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup_if_then/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_if_then/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup_keep/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_keep/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/countup_keep/seq_countup_keep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_keep/seq_countup_keep.py -------------------------------------------------------------------------------- /tests/extension/seq_/countup_noreset/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/countup_noreset/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/delayed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/delayed/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/delayed/seq_delayed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/delayed/seq_delayed.py -------------------------------------------------------------------------------- /tests/extension/seq_/delayed/test_seq_delayed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/delayed/test_seq_delayed.py -------------------------------------------------------------------------------- /tests/extension/seq_/delayed_eager_val/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/delayed_eager_val/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/hook/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/hook/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/hook/seq_hook.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/hook/seq_hook.py -------------------------------------------------------------------------------- /tests/extension/seq_/hook/test_seq_hook.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/hook/test_seq_hook.py -------------------------------------------------------------------------------- /tests/extension/seq_/hook_nested/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/hook_nested/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/hook_nested/seq_hook_nested.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/hook_nested/seq_hook_nested.py -------------------------------------------------------------------------------- /tests/extension/seq_/merge/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/merge/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/merge/seq_merge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/merge/seq_merge.py -------------------------------------------------------------------------------- /tests/extension/seq_/merge/test_seq_merge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/merge/test_seq_merge.py -------------------------------------------------------------------------------- /tests/extension/seq_/multiple_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/multiple_add/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/multiple_add/seq_multiple_add.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/multiple_add/seq_multiple_add.py -------------------------------------------------------------------------------- /tests/extension/seq_/prev/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/prev/seq_prev.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev/seq_prev.py -------------------------------------------------------------------------------- /tests/extension/seq_/prev/test_seq_prev.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev/test_seq_prev.py -------------------------------------------------------------------------------- /tests/extension/seq_/prev_op/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev_op/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/prev_op/seq_prev_op.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev_op/seq_prev_op.py -------------------------------------------------------------------------------- /tests/extension/seq_/prev_op/test_seq_prev_op.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/prev_op/test_seq_prev_op.py -------------------------------------------------------------------------------- /tests/extension/seq_/tmpseq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/tmpseq/Makefile -------------------------------------------------------------------------------- /tests/extension/seq_/tmpseq/seq_tmpseq.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/tmpseq/seq_tmpseq.py -------------------------------------------------------------------------------- /tests/extension/seq_/tmpseq/test_seq_tmpseq.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/seq_/tmpseq/test_seq_tmpseq.py -------------------------------------------------------------------------------- /tests/extension/stream_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/add/stream_add.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add/stream_add.py -------------------------------------------------------------------------------- /tests/extension/stream_/add/test_stream_add.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add/test_stream_add.py -------------------------------------------------------------------------------- /tests/extension/stream_/add_tree/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add_tree/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/add_tree/stream_add_tree.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add_tree/stream_add_tree.py -------------------------------------------------------------------------------- /tests/extension/stream_/add_validready/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/add_validready/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/average/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/average/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/average/stream_average.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/average/stream_average.py -------------------------------------------------------------------------------- /tests/extension/stream_/average/test_stream_average.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/average/test_stream_average.py -------------------------------------------------------------------------------- /tests/extension/stream_/cast/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/cast/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/cast/stream_cast.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/cast/stream_cast.py -------------------------------------------------------------------------------- /tests/extension/stream_/cast/test_stream_cast.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/cast/test_stream_cast.py -------------------------------------------------------------------------------- /tests/extension/stream_/div_validready/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/div_validready/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/reduceadd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/reduceadd/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/reduceadd/stream_reduceadd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/reduceadd/stream_reduceadd.py -------------------------------------------------------------------------------- /tests/extension/stream_/reduceadd_valid/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/reduceadd_valid/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/reduceadd_validready/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/reduceadd_validready/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/sra_round/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/sra_round/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/sra_round/stream_sra_round.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/sra_round/stream_sra_round.py -------------------------------------------------------------------------------- /tests/extension/stream_/substream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/substream/Makefile -------------------------------------------------------------------------------- /tests/extension/stream_/substream/stream_substream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/stream_/substream/stream_substream.py -------------------------------------------------------------------------------- /tests/extension/thread_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/attribute/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/attribute/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/attribute/thread_attribute.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/attribute/thread_attribute.py -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma/test_thread_axi_dma.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma/test_thread_axi_dma.py -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma/thread_axi_dma.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma/thread_axi_dma.py -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_async/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_async/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_async_many/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_async_many/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_long/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_long/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_long_narrow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_long_narrow/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_long_wide/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_long_wide/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_multiram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_multiram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_narrow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_narrow/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_sb_depth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_sb_depth/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_stride/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_stride/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_wide/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_wide/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_dma_wide_unaligned/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_dma_wide_unaligned/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_read_write/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_read_write/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_slave/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_slave/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_slave/thread_axi_slave.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_slave/thread_axi_slave.py -------------------------------------------------------------------------------- /tests/extension/thread_/axi_slave_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_slave_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_stream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_stream/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/axi_stream/thread_axi_stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_stream/thread_axi_stream.py -------------------------------------------------------------------------------- /tests/extension/thread_/axi_stream_with_master/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/axi_stream_with_master/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/barrier/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/barrier/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/barrier/test_thread_barrier.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/barrier/test_thread_barrier.py -------------------------------------------------------------------------------- /tests/extension/thread_/barrier/thread_barrier.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/barrier/thread_barrier.py -------------------------------------------------------------------------------- /tests/extension/thread_/child_thread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/child_thread/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/embed_thread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/embed_thread/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ext_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ext_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ext_fifo/thread_ext_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ext_fifo/thread_ext_fifo.py -------------------------------------------------------------------------------- /tests/extension/thread_/ext_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ext_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ext_ram/test_thread_ext_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ext_ram/test_thread_ext_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/ext_ram/thread_ext_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ext_ram/thread_ext_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/extend/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/extend/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/extend/test_thread_extend.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/extend/test_thread_extend.py -------------------------------------------------------------------------------- /tests/extension/thread_/extend/thread_extend.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/extend/thread_extend.py -------------------------------------------------------------------------------- /tests/extension/thread_/fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fifo/test_thread_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo/test_thread_fifo.py -------------------------------------------------------------------------------- /tests/extension/thread_/fifo/thread_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo/thread_fifo.py -------------------------------------------------------------------------------- /tests/extension/thread_/fifo_multithread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo_multithread/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fifo_tmp_name/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo_tmp_name/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fifo_try/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo_try/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fifo_try/thread_fifo_try.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fifo_try/thread_fifo_try.py -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_const/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_const/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_fifo/thread_fixed_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_fifo/thread_fixed_fifo.py -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_fifo_try/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_fifo_try/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_ram/thread_fixed_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_ram/thread_fixed_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_ram_initvals/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_ram_initvals/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_read/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_read/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_read/thread_fixed_read.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_read/thread_fixed_read.py -------------------------------------------------------------------------------- /tests/extension/thread_/fixed_tmp_variable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fixed_tmp_variable/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fsm_as_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fsm_as_module/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/fsm_as_module_mutex/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/fsm_as_module_mutex/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/function/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/function/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/function/thread_function.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/function/thread_function.py -------------------------------------------------------------------------------- /tests/extension/thread_/global_value/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/global_value/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/hello/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/hello/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/hello/test_thread_hello.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/hello/test_thread_hello.py -------------------------------------------------------------------------------- /tests/extension/thread_/hello/thread_hello.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/hello/thread_hello.py -------------------------------------------------------------------------------- /tests/extension/thread_/implicit_function/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/implicit_function/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/intrinsic_explicit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/intrinsic_explicit/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/intrinsic_function/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/intrinsic_function/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/intrinsic_method/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/intrinsic_method/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/intrinsic_statement/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/intrinsic_statement/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/intrinsic_verilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/intrinsic_verilog/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ipxact_axi/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ipxact_axi/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ipxact_axi/thread_ipxact_axi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ipxact_axi/thread_ipxact_axi.py -------------------------------------------------------------------------------- /tests/extension/thread_/lock/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/lock/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/lock/test_thread_lock.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/lock/test_thread_lock.py -------------------------------------------------------------------------------- /tests/extension/thread_/lock/thread_lock.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/lock/thread_lock.py -------------------------------------------------------------------------------- /tests/extension/thread_/memorymodel/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/memorymodel/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/memorymodel_fast/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/memorymodel_fast/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/memorymodel_readwrite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/memorymodel_readwrite/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/memorymodel_set_memory/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/memorymodel_set_memory/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/method/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/method/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/method/test_thread_method.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/method/test_thread_method.py -------------------------------------------------------------------------------- /tests/extension/thread_/method/thread_method.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/method/thread_method.py -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram_bank/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram_bank/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram_dma/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram_dma/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram_dma_bank/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram_dma_bank/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram_dma_wide/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram_dma_wide/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multibank_ram_style/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multibank_ram_style/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multiport_memorymodel/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multiport_memorymodel/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multithread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multithread/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/multithread_run/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/multithread_run/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/mutex/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/mutex/test_thread_mutex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex/test_thread_mutex.py -------------------------------------------------------------------------------- /tests/extension/thread_/mutex/thread_mutex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex/thread_mutex.py -------------------------------------------------------------------------------- /tests/extension/thread_/mutex_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/mutex_ram/thread_mutex_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex_ram/thread_mutex_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/mutex_shared/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex_shared/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/mutex_shared_own/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex_shared_own/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/mutex_try_lock/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/mutex_try_lock/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/parallel/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/parallel/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/parallel/thread_parallel.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/parallel/thread_parallel.py -------------------------------------------------------------------------------- /tests/extension/thread_/print_fstrings/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/print_fstrings/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/property/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/property/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/property/thread_property.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/property/thread_property.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram/test_thread_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram/test_thread_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram/thread_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram/thread_ram.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram_copy/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_copy/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_copy/thread_ram_copy.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_copy/thread_ram_copy.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram_copy_pattern/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_copy_pattern/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_initvals/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_initvals/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_initvals_nocheck/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_initvals_nocheck/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_own_mutex/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_own_mutex/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_rtl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_rtl/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_rtl/test_thread_ram_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_rtl/test_thread_ram_rtl.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram_rtl/thread_ram_rtl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_rtl/thread_ram_rtl.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram_rtl_connect/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_rtl_connect/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_style/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_style/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/ram_style/thread_ram_style.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_style/thread_ram_style.py -------------------------------------------------------------------------------- /tests/extension/thread_/ram_tmp_name/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/ram_tmp_name/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/read/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/read/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/read/test_thread_read.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/read/test_thread_read.py -------------------------------------------------------------------------------- /tests/extension/thread_/read/thread_read.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/read/thread_read.py -------------------------------------------------------------------------------- /tests/extension/thread_/reset/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/reset/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/reset/test_thread_reset.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/reset/test_thread_reset.py -------------------------------------------------------------------------------- /tests/extension/thread_/reset/thread_reset.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/reset/thread_reset.py -------------------------------------------------------------------------------- /tests/extension/thread_/select_thread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/select_thread/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/slice/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/slice/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/slice/test_thread_slice.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/slice/test_thread_slice.py -------------------------------------------------------------------------------- /tests/extension/thread_/slice/thread_slice.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/slice/thread_slice.py -------------------------------------------------------------------------------- /tests/extension/thread_/sra/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/sra/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/sra/test_thread_sra.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/sra/test_thread_sra.py -------------------------------------------------------------------------------- /tests/extension/thread_/sra/thread_sra.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/sra/thread_sra.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream/test_thread_stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream/test_thread_stream.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream/thread_stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream/thread_stream.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream_add_n/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_add_n/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_alias/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_alias/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_alias_implicit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_alias_implicit/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_axi_stream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_axi_stream/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_cast/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_cast/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_conv1d/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_conv1d/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_counter/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_counter_enable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_counter_enable/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_counter_offset/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_counter_offset/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_counter_stall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_counter_stall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_countervalid/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_countervalid/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_custom_counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_custom_counter/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_div/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_div/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_div/thread_stream_div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_div/thread_stream_div.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream_div_multicycle/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_div_multicycle/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_dump/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_dump/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_dump_mask/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_dump_mask/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_dump_selective/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_dump_selective/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_dump_unused/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_dump_unused/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_empty/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_empty/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_extern/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_extern/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fifo_dump/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fifo_dump/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fifo_narrow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fifo_narrow/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fifo_wide/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fifo_wide/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fixed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fixed/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fixed_neg_point/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fixed_neg_point/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_fsm_as_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_fsm_as_module/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_generator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_generator/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_graph_substream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_graph_substream/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_infinite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_infinite/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_len1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_len1/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_len1_multicall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_len1_multicall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_linebuffer2d/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_linebuffer2d/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_linebuffer2d_2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_linebuffer2d_2/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_linebuffer3d/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_linebuffer3d/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_mod/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_mod/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_mod/thread_stream_mod.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_mod/thread_stream_mod.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream_mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_mul/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_mul/thread_stream_mul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_mul/thread_stream_mul.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream_mul_semi_signed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_mul_semi_signed/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_muladd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_muladd/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_multibank/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_multibank/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_multicall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_multicall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_multidim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_multidim/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_multipattern/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_multipattern/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_narrow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_narrow/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_no_sink_size/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_no_sink_size/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_parameter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_parameter/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_pattern/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_pattern/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_pattern_len1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_pattern_len1/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_pattern_stall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_pattern_stall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_pattern_zero/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_pattern_zero/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_predicate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_predicate/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_rand/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_rand/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_rand_xorshift/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_rand_xorshift/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_read_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_read_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_read_fifo_when/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_read_fifo_when/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_read_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_read_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_read_ram_stall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_read_ram_stall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_read_ram_when/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_read_ram_when/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce_arg_max/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce_arg_max/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce_div/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce_div/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce_max/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce_max/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce_mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce_mul/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reduce_stall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reduce_stall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reg/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_reg/thread_stream_reg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_reg/thread_stream_reg.py -------------------------------------------------------------------------------- /tests/extension/thread_/stream_ringbuffer/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_ringbuffer/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_scratchpad/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_scratchpad/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_scratchpad_when/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_scratchpad_when/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_sink_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_sink_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_source_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_source_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_source_join/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_source_join/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_split/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_split/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_split_residue/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_split_residue/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_split_reverse/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_split_reverse/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_stall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_stall/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_stride/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_stride/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_substream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_substream/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_substream_dump/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_substream_dump/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_sync/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_sync/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_terminate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_terminate/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_transpose/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_transpose/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_write_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_write_fifo/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/stream_write_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/stream_write_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/thread_pool/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/thread_pool/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/to_multibank_ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/to_multibank_ram/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/to_thread_pool/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/to_thread_pool/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/uart/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/uart/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/uart/test_thread_uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/uart/test_thread_uart.py -------------------------------------------------------------------------------- /tests/extension/thread_/uart/thread_uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/uart/thread_uart.py -------------------------------------------------------------------------------- /tests/extension/thread_/write/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/write/Makefile -------------------------------------------------------------------------------- /tests/extension/thread_/write/test_thread_write.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/write/test_thread_write.py -------------------------------------------------------------------------------- /tests/extension/thread_/write/thread_write.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/thread_/write/thread_write.py -------------------------------------------------------------------------------- /tests/extension/types_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/read/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/read/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/read/types_axi_read.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/read/types_axi_read.py -------------------------------------------------------------------------------- /tests/extension/types_/axi_/read_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/read_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/slave_read/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/slave_read/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/slave_read_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/slave_read_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/slave_readwrite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/slave_readwrite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/slave_write/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/slave_write/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/slave_write_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/slave_write_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/write/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/write/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/axi_/write/types_axi_write.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/write/types_axi_write.py -------------------------------------------------------------------------------- /tests/extension/types_/axi_/write_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/axi_/write_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/add/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/add/types_fixed_add.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/add/types_fixed_add.py -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/div/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/div/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/div/types_fixed_div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/div/types_fixed_div.py -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/mul/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/fixed_/mul/types_fixed_mul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/fixed_/mul/types_fixed_mul.py -------------------------------------------------------------------------------- /tests/extension/types_/ipxact_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ipxact_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ipxact_/master/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ipxact_/master/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ipxact_/slave_lite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ipxact_/slave_lite/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/mul_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/mul_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/mul_/with_all/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/mul_/with_all/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/mul_/without_all/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/mul_/without_all/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ram_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ram_/async/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/async/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ram_/async/types_ram_async.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/async/types_ram_async.py -------------------------------------------------------------------------------- /tests/extension/types_/ram_/sync/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/sync/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/ram_/sync/types_ram_sync.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/sync/types_ram_sync.py -------------------------------------------------------------------------------- /tests/extension/types_/ram_/sync_with_enable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/ram_/sync_with_enable/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/rom_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/rom_/async/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/async/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/rom_/async/types_rom_async.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/async/types_rom_async.py -------------------------------------------------------------------------------- /tests/extension/types_/rom_/sync/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/sync/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/rom_/sync/types_rom_sync.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/sync/types_rom_sync.py -------------------------------------------------------------------------------- /tests/extension/types_/rom_/sync_enable/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/rom_/sync_enable/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/saturate_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/saturate_/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/saturate_/add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/saturate_/add/Makefile -------------------------------------------------------------------------------- /tests/extension/types_/saturate_/sub/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/extension/types_/saturate_/sub/Makefile -------------------------------------------------------------------------------- /tests/simulation/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/Makefile -------------------------------------------------------------------------------- /tests/simulation/simulator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/Makefile -------------------------------------------------------------------------------- /tests/simulation/simulator/iverilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/iverilog/Makefile -------------------------------------------------------------------------------- /tests/simulation/simulator/libdir/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/libdir/Makefile -------------------------------------------------------------------------------- /tests/simulation/simulator/libdir/subdir/mymod.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/libdir/subdir/mymod.v -------------------------------------------------------------------------------- /tests/simulation/simulator/vcs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/vcs/Makefile -------------------------------------------------------------------------------- /tests/simulation/simulator/verilator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/simulator/verilator/Makefile -------------------------------------------------------------------------------- /tests/simulation/testbench/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/testbench/Makefile -------------------------------------------------------------------------------- /tests/simulation/testbench/simulation_testbench.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/simulation/testbench/simulation_testbench.py -------------------------------------------------------------------------------- /tests/verilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/branchpredunit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/branchpredunit/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/branchpredunit/branch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/branchpredunit/branch.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_generate/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_generate/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_generate/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_generate/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_initial/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_initial/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_initial/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_initial/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_modify/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_modify/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_modify/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_modify/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_oldstylecode/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_oldstylecode/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/module_str/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/module_str/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/pycoram_object/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/pycoram_object/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/pycoram_object/pycoram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/pycoram_object/pycoram.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/sensitiveall/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/sensitiveall/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/sensitiveall/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/sensitiveall/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/stub_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/stub_module/Makefile -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/stub_module/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/stub_module/led.v -------------------------------------------------------------------------------- /tests/verilog/from_verilog_/stub_module_str/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests/verilog/from_verilog_/stub_module_str/Makefile -------------------------------------------------------------------------------- /tests_obsolete/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/_abs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/_abs/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/_iter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/_iter/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/_slice/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/_slice/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/add/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/alias/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/alias/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/average/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/average/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/connect/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/connect/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/counter/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/custom/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/custom/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/div/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/div/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/fixed_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/fixed_add/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/fixed_mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/fixed_mul/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/getio/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/getio/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/graph_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/graph_add/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/inc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/inc/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/loop/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/loop/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/lut/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/lut/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/mac/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/mac/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/manager/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/manager/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/mod/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/mod/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/mul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/mul/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/muladd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/muladd/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/mux/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/mux_const/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/mux_const/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/parameter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/parameter/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/pass/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/pass/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/prev/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/prev/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/readwrite/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/readwrite/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/reduceadd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/reduceadd/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/reducemul/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/reducemul/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/dataflow_/sign/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/dataflow_/sign/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/pipeline_/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/pipeline_/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/pipeline_/acc_add/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/pipeline_/acc_add/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/pipeline_/inc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/pipeline_/inc/Makefile -------------------------------------------------------------------------------- /tests_obsolete/extension/pipeline_/select/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/tests_obsolete/extension/pipeline_/select/Makefile -------------------------------------------------------------------------------- /veriloggen/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/Makefile -------------------------------------------------------------------------------- /veriloggen/VERSION: -------------------------------------------------------------------------------- 1 | 2.3.0 2 | -------------------------------------------------------------------------------- /veriloggen/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/__init__.py -------------------------------------------------------------------------------- /veriloggen/core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/Makefile -------------------------------------------------------------------------------- /veriloggen/core/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/core/collect_visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/collect_visitor.py -------------------------------------------------------------------------------- /veriloggen/core/function.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/function.py -------------------------------------------------------------------------------- /veriloggen/core/module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/module.py -------------------------------------------------------------------------------- /veriloggen/core/rename_visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/rename_visitor.py -------------------------------------------------------------------------------- /veriloggen/core/submodule.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/submodule.py -------------------------------------------------------------------------------- /veriloggen/core/task.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/task.py -------------------------------------------------------------------------------- /veriloggen/core/vtypes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/core/vtypes.py -------------------------------------------------------------------------------- /veriloggen/dataflow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/Makefile -------------------------------------------------------------------------------- /veriloggen/dataflow/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/__init__.py -------------------------------------------------------------------------------- /veriloggen/dataflow/allocator.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/allocator.py -------------------------------------------------------------------------------- /veriloggen/dataflow/dataflow.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/dataflow.py -------------------------------------------------------------------------------- /veriloggen/dataflow/div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/div.py -------------------------------------------------------------------------------- /veriloggen/dataflow/dtypes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/dtypes.py -------------------------------------------------------------------------------- /veriloggen/dataflow/graph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/graph.py -------------------------------------------------------------------------------- /veriloggen/dataflow/mul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/mul.py -------------------------------------------------------------------------------- /veriloggen/dataflow/scheduler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/scheduler.py -------------------------------------------------------------------------------- /veriloggen/dataflow/visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/dataflow/visitor.py -------------------------------------------------------------------------------- /veriloggen/fsm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/fsm/Makefile -------------------------------------------------------------------------------- /veriloggen/fsm/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/fsm/__init__.py -------------------------------------------------------------------------------- /veriloggen/fsm/fsm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/fsm/fsm.py -------------------------------------------------------------------------------- /veriloggen/optimizer/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/optimizer/Makefile -------------------------------------------------------------------------------- /veriloggen/optimizer/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/optimizer/__init__.py -------------------------------------------------------------------------------- /veriloggen/optimizer/optimizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/optimizer/optimizer.py -------------------------------------------------------------------------------- /veriloggen/pipeline/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/pipeline/Makefile -------------------------------------------------------------------------------- /veriloggen/pipeline/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/pipeline/pipeline.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/pipeline/pipeline.py -------------------------------------------------------------------------------- /veriloggen/resolver/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/resolver/Makefile -------------------------------------------------------------------------------- /veriloggen/resolver/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/resolver/resolver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/resolver/resolver.py -------------------------------------------------------------------------------- /veriloggen/seq/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/seq/Makefile -------------------------------------------------------------------------------- /veriloggen/seq/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/seq/__init__.py -------------------------------------------------------------------------------- /veriloggen/seq/reset_visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/seq/reset_visitor.py -------------------------------------------------------------------------------- /veriloggen/seq/seq.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/seq/seq.py -------------------------------------------------------------------------------- /veriloggen/seq/subst_visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/seq/subst_visitor.py -------------------------------------------------------------------------------- /veriloggen/simulation/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/simulation/Makefile -------------------------------------------------------------------------------- /veriloggen/simulation/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/simulation/simulation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/simulation/simulation.py -------------------------------------------------------------------------------- /veriloggen/simulation/verilator_template.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/simulation/verilator_template.cpp -------------------------------------------------------------------------------- /veriloggen/stream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/Makefile -------------------------------------------------------------------------------- /veriloggen/stream/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/__init__.py -------------------------------------------------------------------------------- /veriloggen/stream/allocator.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/allocator.py -------------------------------------------------------------------------------- /veriloggen/stream/div.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/div.py -------------------------------------------------------------------------------- /veriloggen/stream/graph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/graph.py -------------------------------------------------------------------------------- /veriloggen/stream/madd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/madd.py -------------------------------------------------------------------------------- /veriloggen/stream/mul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/mul.py -------------------------------------------------------------------------------- /veriloggen/stream/scheduler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/scheduler.py -------------------------------------------------------------------------------- /veriloggen/stream/stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/stream.py -------------------------------------------------------------------------------- /veriloggen/stream/stypes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/stypes.py -------------------------------------------------------------------------------- /veriloggen/stream/visitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/stream/visitor.py -------------------------------------------------------------------------------- /veriloggen/thread/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/Makefile -------------------------------------------------------------------------------- /veriloggen/thread/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/__init__.py -------------------------------------------------------------------------------- /veriloggen/thread/axi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axi.py -------------------------------------------------------------------------------- /veriloggen/thread/axim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axim.py -------------------------------------------------------------------------------- /veriloggen/thread/axim_for_axistream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axim_for_axistream.py -------------------------------------------------------------------------------- /veriloggen/thread/axis.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axis.py -------------------------------------------------------------------------------- /veriloggen/thread/axistreamin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axistreamin.py -------------------------------------------------------------------------------- /veriloggen/thread/axistreamout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/axistreamout.py -------------------------------------------------------------------------------- /veriloggen/thread/compiler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/compiler.py -------------------------------------------------------------------------------- /veriloggen/thread/fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/fifo.py -------------------------------------------------------------------------------- /veriloggen/thread/fixed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/fixed.py -------------------------------------------------------------------------------- /veriloggen/thread/operator.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/operator.py -------------------------------------------------------------------------------- /veriloggen/thread/pool.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/pool.py -------------------------------------------------------------------------------- /veriloggen/thread/ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/ram.py -------------------------------------------------------------------------------- /veriloggen/thread/scope.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/scope.py -------------------------------------------------------------------------------- /veriloggen/thread/stream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/stream.py -------------------------------------------------------------------------------- /veriloggen/thread/thread.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/thread.py -------------------------------------------------------------------------------- /veriloggen/thread/ttypes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/ttypes.py -------------------------------------------------------------------------------- /veriloggen/thread/uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/uart.py -------------------------------------------------------------------------------- /veriloggen/thread/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/thread/util.py -------------------------------------------------------------------------------- /veriloggen/types/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/Makefile -------------------------------------------------------------------------------- /veriloggen/types/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/__init__.py -------------------------------------------------------------------------------- /veriloggen/types/axi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/axi.py -------------------------------------------------------------------------------- /veriloggen/types/componentgen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/componentgen.py -------------------------------------------------------------------------------- /veriloggen/types/fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/fifo.py -------------------------------------------------------------------------------- /veriloggen/types/fixed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/fixed.py -------------------------------------------------------------------------------- /veriloggen/types/ipxact.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/ipxact.py -------------------------------------------------------------------------------- /veriloggen/types/mul.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/mul.py -------------------------------------------------------------------------------- /veriloggen/types/ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/ram.py -------------------------------------------------------------------------------- /veriloggen/types/rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/rom.py -------------------------------------------------------------------------------- /veriloggen/types/saturate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/saturate.py -------------------------------------------------------------------------------- /veriloggen/types/skidbuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/skidbuffer.py -------------------------------------------------------------------------------- /veriloggen/types/template/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/template/Makefile -------------------------------------------------------------------------------- /veriloggen/types/template/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/types/template/bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/template/bd.tcl -------------------------------------------------------------------------------- /veriloggen/types/template/ipxact.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/template/ipxact.xdc -------------------------------------------------------------------------------- /veriloggen/types/template/xgui_tcl.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/template/xgui_tcl.txt -------------------------------------------------------------------------------- /veriloggen/types/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/types/util.py -------------------------------------------------------------------------------- /veriloggen/verilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/verilog/Makefile -------------------------------------------------------------------------------- /veriloggen/verilog/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /veriloggen/verilog/from_verilog.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/verilog/from_verilog.py -------------------------------------------------------------------------------- /veriloggen/verilog/to_verilog.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/PyHDI/veriloggen/HEAD/veriloggen/verilog/to_verilog.py --------------------------------------------------------------------------------