├── .gitignore ├── Documentation ├── UPEC_OOO_Template.v └── figures │ ├── Eq1.png │ ├── Eq2.png │ ├── computational-model-v03.jpg │ ├── fig_rob_partitioning.png │ └── transient-inst-seq-v03.jpg ├── Properties ├── blackboxing.vli ├── micro_soc_macro.vli ├── micro_soc_macro_except_mispredicts.vli └── upec_checker.vli ├── README.md ├── RTL ├── BOOMv2_patched_secure │ └── boom.system.TestHarness.SmallBoomConfig.v └── BOOMv3_original │ ├── chipyard.TestHarness.MediumBoomConfig.top.mems.v │ ├── chipyard.TestHarness.MediumBoomConfig.top.v │ ├── miter.v │ ├── param.v │ └── tilelink_mem.v ├── debug.tcl ├── init.waves ├── pure_ipc.tcl └── run.tcl /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/.gitignore -------------------------------------------------------------------------------- /Documentation/UPEC_OOO_Template.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/UPEC_OOO_Template.v -------------------------------------------------------------------------------- /Documentation/figures/Eq1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/figures/Eq1.png -------------------------------------------------------------------------------- /Documentation/figures/Eq2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/figures/Eq2.png -------------------------------------------------------------------------------- /Documentation/figures/computational-model-v03.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/figures/computational-model-v03.jpg -------------------------------------------------------------------------------- /Documentation/figures/fig_rob_partitioning.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/figures/fig_rob_partitioning.png -------------------------------------------------------------------------------- /Documentation/figures/transient-inst-seq-v03.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Documentation/figures/transient-inst-seq-v03.jpg -------------------------------------------------------------------------------- /Properties/blackboxing.vli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Properties/blackboxing.vli -------------------------------------------------------------------------------- /Properties/micro_soc_macro.vli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Properties/micro_soc_macro.vli -------------------------------------------------------------------------------- /Properties/micro_soc_macro_except_mispredicts.vli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Properties/micro_soc_macro_except_mispredicts.vli -------------------------------------------------------------------------------- /Properties/upec_checker.vli: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/Properties/upec_checker.vli -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/README.md -------------------------------------------------------------------------------- /RTL/BOOMv2_patched_secure/boom.system.TestHarness.SmallBoomConfig.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/RTL/BOOMv2_patched_secure/boom.system.TestHarness.SmallBoomConfig.v -------------------------------------------------------------------------------- /RTL/BOOMv3_original/chipyard.TestHarness.MediumBoomConfig.top.mems.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/RTL/BOOMv3_original/chipyard.TestHarness.MediumBoomConfig.top.mems.v -------------------------------------------------------------------------------- /RTL/BOOMv3_original/chipyard.TestHarness.MediumBoomConfig.top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/RTL/BOOMv3_original/chipyard.TestHarness.MediumBoomConfig.top.v -------------------------------------------------------------------------------- /RTL/BOOMv3_original/miter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/RTL/BOOMv3_original/miter.v -------------------------------------------------------------------------------- /RTL/BOOMv3_original/param.v: -------------------------------------------------------------------------------- 1 | parameter PROTECTED_ADDR = 32'h8abcde00; 2 | -------------------------------------------------------------------------------- /RTL/BOOMv3_original/tilelink_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/RTL/BOOMv3_original/tilelink_mem.v -------------------------------------------------------------------------------- /debug.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/debug.tcl -------------------------------------------------------------------------------- /init.waves: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/init.waves -------------------------------------------------------------------------------- /pure_ipc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/pure_ipc.tcl -------------------------------------------------------------------------------- /run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RPTU-EIS/upec-boom-verification-suite/HEAD/run.tcl --------------------------------------------------------------------------------