├── INSTALL.log ├── LICENSE ├── README.md ├── ip_misc └── sorting_network │ ├── hdl │ ├── axireg.v │ ├── fifo_ram_rav.v │ ├── ram_dp_sc.v │ ├── simple_counter.v │ ├── sort_1024_4.v │ └── sorting_network.v │ └── ippkg │ ├── Makefile │ ├── component.xml │ ├── hdl │ ├── ip_proj │ ├── sorting_network.cache │ │ └── wt │ │ │ └── project.wpc │ ├── sorting_network.hw │ │ └── sorting_network.lpr │ └── sorting_network.xpr │ ├── script_ippkg.tcl │ └── xgui │ └── sorting_network_v1_0.tcl ├── ip_sim_bridge └── QEMUPCIeBridge │ ├── Makefile │ ├── component.xml │ ├── hdl │ ├── .gitignore │ ├── acc.h │ ├── axi4_ip_mod.sv │ ├── axi4_m_r.sv │ ├── axi4_m_w.sv │ ├── axi4_s_i.sv │ ├── axi4_s_r.sv │ ├── axi4_s_w.sv │ └── dpi-pcie.c │ ├── ip_proj │ ├── QEMUPCIeBridge.cache │ │ └── wt │ │ │ └── project.wpc │ ├── QEMUPCIeBridge.hw │ │ └── QEMUPCIeBridge.lpr │ └── QEMUPCIeBridge.xpr │ ├── script_ippkg.tcl │ └── xgui │ ├── QEMUPCIeBridge_v1_0_0.tcl │ └── axi4_ip_v1_0.tcl ├── proj_sim_sorting ├── cleanup.sh ├── create_proj.tcl ├── run_sim.sh ├── sim_proj.tcl ├── test_dpi.sh ├── test_top.v ├── test_top.wcfg └── top.bd.tcl ├── qemu ├── qemu-2.10.0-rc3 │ └── include │ │ └── acc │ │ └── acc.h └── qemu-cosim.patch ├── scripts └── launch_fpga.sh └── software_sorting ├── application └── sort.c └── driver ├── Makefile ├── loadRunModule.sh └── pcie.c /INSTALL.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/INSTALL.log -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/README.md -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/axireg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/axireg.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/fifo_ram_rav.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/fifo_ram_rav.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/ram_dp_sc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/ram_dp_sc.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/simple_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/simple_counter.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/sort_1024_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/sort_1024_4.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/hdl/sorting_network.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/hdl/sorting_network.v -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/Makefile -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/component.xml -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/hdl: -------------------------------------------------------------------------------- 1 | ../hdl -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/ip_proj/sorting_network.cache/wt/project.wpc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/ip_proj/sorting_network.cache/wt/project.wpc -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/ip_proj/sorting_network.hw/sorting_network.lpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/ip_proj/sorting_network.hw/sorting_network.lpr -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/ip_proj/sorting_network.xpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/ip_proj/sorting_network.xpr -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/script_ippkg.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/script_ippkg.tcl -------------------------------------------------------------------------------- /ip_misc/sorting_network/ippkg/xgui/sorting_network_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_misc/sorting_network/ippkg/xgui/sorting_network_v1_0.tcl -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/Makefile -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/component.xml -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/.gitignore: -------------------------------------------------------------------------------- 1 | .*.sw* 2 | .nfs* 3 | -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/acc.h: -------------------------------------------------------------------------------- 1 | ../../../qemu/qemu-2.10.0-rc3/include/acc/acc.h -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_ip_mod.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_ip_mod.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_m_r.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_m_r.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_m_w.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_m_w.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_i.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_i.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_r.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_r.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_w.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/axi4_s_w.sv -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/hdl/dpi-pcie.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/hdl/dpi-pcie.c -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.cache/wt/project.wpc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.cache/wt/project.wpc -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.hw/QEMUPCIeBridge.lpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.hw/QEMUPCIeBridge.lpr -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.xpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/ip_proj/QEMUPCIeBridge.xpr -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/script_ippkg.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/script_ippkg.tcl -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/xgui/QEMUPCIeBridge_v1_0_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/xgui/QEMUPCIeBridge_v1_0_0.tcl -------------------------------------------------------------------------------- /ip_sim_bridge/QEMUPCIeBridge/xgui/axi4_ip_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/ip_sim_bridge/QEMUPCIeBridge/xgui/axi4_ip_v1_0.tcl -------------------------------------------------------------------------------- /proj_sim_sorting/cleanup.sh: -------------------------------------------------------------------------------- 1 | rm vivado* *webtalk* README.txt -f 2 | rm .Xil xsim* proj_* hd_visual -rf 3 | -------------------------------------------------------------------------------- /proj_sim_sorting/create_proj.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/create_proj.tcl -------------------------------------------------------------------------------- /proj_sim_sorting/run_sim.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/run_sim.sh -------------------------------------------------------------------------------- /proj_sim_sorting/sim_proj.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/sim_proj.tcl -------------------------------------------------------------------------------- /proj_sim_sorting/test_dpi.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/test_dpi.sh -------------------------------------------------------------------------------- /proj_sim_sorting/test_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/test_top.v -------------------------------------------------------------------------------- /proj_sim_sorting/test_top.wcfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/test_top.wcfg -------------------------------------------------------------------------------- /proj_sim_sorting/top.bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/proj_sim_sorting/top.bd.tcl -------------------------------------------------------------------------------- /qemu/qemu-2.10.0-rc3/include/acc/acc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/qemu/qemu-2.10.0-rc3/include/acc/acc.h -------------------------------------------------------------------------------- /qemu/qemu-cosim.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/qemu/qemu-cosim.patch -------------------------------------------------------------------------------- /scripts/launch_fpga.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/scripts/launch_fpga.sh -------------------------------------------------------------------------------- /software_sorting/application/sort.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/software_sorting/application/sort.c -------------------------------------------------------------------------------- /software_sorting/driver/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/software_sorting/driver/Makefile -------------------------------------------------------------------------------- /software_sorting/driver/loadRunModule.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/software_sorting/driver/loadRunModule.sh -------------------------------------------------------------------------------- /software_sorting/driver/pcie.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RSPwFPGAs/qemu-hdl-cosim/HEAD/software_sorting/driver/pcie.c --------------------------------------------------------------------------------