├── .gitattributes ├── LICENSE ├── Project ├── DoCPU_89.cache │ └── wt │ │ ├── java_command_handlers.wdf │ │ ├── project.wpc │ │ ├── synthesis.wdf │ │ ├── synthesis_details.wdf │ │ ├── webtalk_pa.xml │ │ └── xsim.wdf ├── DoCPU_89.hw │ ├── DoCPU_89.lpr │ └── hw_1 │ │ └── hw.xml ├── DoCPU_89.ip_user_files │ ├── README.txt │ ├── ip │ │ └── imem │ │ │ ├── imem.veo │ │ │ ├── imem.vho │ │ │ ├── imem_stub.v │ │ │ └── imem_stub.vhdl │ ├── ipstatic │ │ └── dist_mem_gen_v8_0_10 │ │ │ └── simulation │ │ │ └── dist_mem_gen_v8_0.v │ ├── mem_init_files │ │ ├── imem.mif │ │ └── mips_89_mars_board_big.coe │ └── sim_scripts │ │ └── imem │ │ ├── README.txt │ │ ├── activehdl │ │ ├── README.txt │ │ ├── compile.do │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── imem.udo │ │ ├── mips_89_mars_board_big.coe │ │ ├── simulate.do │ │ └── wave.do │ │ ├── ies │ │ ├── README.txt │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── mips_89_mars_board_big.coe │ │ └── run.f │ │ ├── modelsim │ │ ├── README.txt │ │ ├── compile.do │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── imem.udo │ │ ├── mips_89_mars_board_big.coe │ │ ├── simulate.do │ │ └── wave.do │ │ ├── questa │ │ ├── README.txt │ │ ├── compile.do │ │ ├── elaborate.do │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── imem.udo │ │ ├── mips_89_mars_board_big.coe │ │ ├── simulate.do │ │ └── wave.do │ │ ├── riviera │ │ ├── README.txt │ │ ├── compile.do │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── imem.udo │ │ ├── mips_89_mars_board_big.coe │ │ ├── simulate.do │ │ └── wave.do │ │ ├── vcs │ │ ├── README.txt │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── mips_89_mars_board_big.coe │ │ └── simulate.do │ │ └── xsim │ │ ├── README.txt │ │ ├── cmd.tcl │ │ ├── elab.opt │ │ ├── file_info.txt │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── imem.sh │ │ ├── mips_89_mars_board_big.coe │ │ ├── vlog.prj │ │ └── xsim.ini ├── DoCPU_89.sim │ └── sim_1 │ │ └── behav │ │ ├── compile.bat │ │ ├── compile.log │ │ ├── docpu_top_tb.tcl │ │ ├── docpu_top_tb_behav.wdb │ │ ├── docpu_top_tb_vlog.prj │ │ ├── elaborate.bat │ │ ├── elaborate.log │ │ ├── glbl.v │ │ ├── imem.mif │ │ ├── mips_89_mars_board_big.coe │ │ ├── simulate.bat │ │ ├── simulate.log │ │ ├── webtalk.jou │ │ ├── webtalk.log │ │ ├── webtalk_18824.backup.jou │ │ ├── webtalk_18824.backup.log │ │ ├── xelab.pb │ │ ├── xsim.dir │ │ ├── dist_mem_gen_v8_0_10 │ │ │ ├── dist_mem_gen_v8_0_10.rlx │ │ │ └── dist_mem_gen_v8_0_10.sdb │ │ ├── docpu_top_tb_behav │ │ │ ├── Compile_Options.txt │ │ │ ├── TempBreakPointFile.txt │ │ │ ├── webtalk │ │ │ │ ├── .xsim_webtallk.info │ │ │ │ ├── usage_statistics_ext_xsim.html │ │ │ │ └── usage_statistics_ext_xsim.xml │ │ │ ├── xsim.dbg │ │ │ ├── xsim.mem │ │ │ ├── xsim.reloc │ │ │ ├── xsim.rtti │ │ │ ├── xsim.svtype │ │ │ ├── xsim.type │ │ │ ├── xsim.xdbg │ │ │ ├── xsimcrash.log │ │ │ ├── xsimk.exe │ │ │ └── xsimkernel.log │ │ ├── xil_defaultlib │ │ │ ├── @l@lbit_reg.sdb │ │ │ ├── cp0_reg.sdb │ │ │ ├── ctrl.sdb │ │ │ ├── div.sdb │ │ │ ├── dmem.sdb │ │ │ ├── docpu.sdb │ │ │ ├── docpu_top.sdb │ │ │ ├── docpu_top_tb.sdb │ │ │ ├── ex.sdb │ │ │ ├── ex_mem.sdb │ │ │ ├── glbl.sdb │ │ │ ├── hilo_reg.sdb │ │ │ ├── id.sdb │ │ │ ├── id_ex.sdb │ │ │ ├── if_id.sdb │ │ │ ├── imem.sdb │ │ │ ├── mem.sdb │ │ │ ├── mem_wb.sdb │ │ │ ├── pc_reg.sdb │ │ │ ├── regfile.sdb │ │ │ └── xil_defaultlib.rlx │ │ └── xsim.svtype │ │ ├── xsim.ini │ │ ├── xvlog.log │ │ └── xvlog.pb ├── DoCPU_89.srcs │ ├── constrs_1 │ │ └── new │ │ │ └── DoCPU_board.xdc │ ├── sim_1 │ │ └── new │ │ │ └── docpu_top_tb.v │ └── sources_1 │ │ ├── ip │ │ └── imem │ │ │ ├── dist_mem_gen_v8_0_10 │ │ │ ├── hdl │ │ │ │ ├── dist_mem_gen_v8_0.vhd │ │ │ │ └── dist_mem_gen_v8_0_vhsyn_rfs.vhd │ │ │ └── simulation │ │ │ │ └── dist_mem_gen_v8_0.v │ │ │ ├── doc │ │ │ └── dist_mem_gen_v8_0_changelog.txt │ │ │ ├── imem.dcp │ │ │ ├── imem.mif │ │ │ ├── imem.veo │ │ │ ├── imem.vho │ │ │ ├── imem.xci │ │ │ ├── imem.xml │ │ │ ├── imem_ooc.xdc │ │ │ ├── imem_sim_netlist.v │ │ │ ├── imem_sim_netlist.vhdl │ │ │ ├── imem_stub.v │ │ │ ├── imem_stub.vhdl │ │ │ ├── sim │ │ │ └── imem.v │ │ │ └── synth │ │ │ └── imem.vhd │ │ └── new │ │ ├── LLbit_reg.v │ │ ├── cp0_reg.v │ │ ├── ctrl.v │ │ ├── defines.v │ │ ├── div.v │ │ ├── divider.v │ │ ├── dmem.v │ │ ├── docpu.v │ │ ├── docpu_board.v │ │ ├── docpu_top.v │ │ ├── ex.v │ │ ├── ex_mem.v │ │ ├── hilo_reg.v │ │ ├── id.v │ │ ├── id_ex.v │ │ ├── if_id.v │ │ ├── mem.v │ │ ├── mem_wb.v │ │ ├── pc_reg.v │ │ ├── regfile.v │ │ └── seg7x16.v └── DoCPU_89.xpr ├── README.md └── donner.jpg /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/.gitattributes -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/LICENSE -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/java_command_handlers.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/java_command_handlers.wdf -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/project.wpc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/project.wpc -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/synthesis.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/synthesis.wdf -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/synthesis_details.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/synthesis_details.wdf -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/webtalk_pa.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/webtalk_pa.xml -------------------------------------------------------------------------------- /Project/DoCPU_89.cache/wt/xsim.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.cache/wt/xsim.wdf -------------------------------------------------------------------------------- /Project/DoCPU_89.hw/DoCPU_89.lpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.hw/DoCPU_89.lpr -------------------------------------------------------------------------------- /Project/DoCPU_89.hw/hw_1/hw.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.hw/hw_1/hw.xml -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/ip/imem/imem.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/ip/imem/imem.veo -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/ip/imem/imem.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/ip/imem/imem.vho -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/ip/imem/imem_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/ip/imem/imem_stub.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/ip/imem/imem_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/ip/imem/imem_stub.vhdl -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/mem_init_files/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/mem_init_files/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/mem_init_files/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/mem_init_files/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/compile.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/compile.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/imem.udo: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/simulate.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/simulate.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/wave.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/activehdl/wave.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/run.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/ies/run.f -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/compile.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/compile.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/imem.udo: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/simulate.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/simulate.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/wave.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/modelsim/wave.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/compile.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/compile.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/elaborate.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/elaborate.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/imem.udo: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/simulate.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/simulate.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/wave.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/questa/wave.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/compile.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/compile.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/imem.udo: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/simulate.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/simulate.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/wave.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/riviera/wave.do -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/vcs/simulate.do: -------------------------------------------------------------------------------- 1 | run 2 | quit 3 | -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/README.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/cmd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/cmd.tcl -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/elab.opt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/elab.opt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/file_info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/file_info.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/imem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/imem.sh -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/vlog.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/vlog.prj -------------------------------------------------------------------------------- /Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/xsim.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.ip_user_files/sim_scripts/imem/xsim/xsim.ini -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/compile.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/compile.bat -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/compile.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/compile.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb.tcl -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb_behav.wdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb_behav.wdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb_vlog.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/docpu_top_tb_vlog.prj -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/elaborate.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/elaborate.bat -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/elaborate.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/elaborate.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/glbl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/mips_89_mars_board_big.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/mips_89_mars_board_big.coe -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/simulate.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/simulate.bat -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/simulate.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/simulate.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/webtalk.jou: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/webtalk.jou -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/webtalk.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/webtalk.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/webtalk_18824.backup.jou: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/webtalk_18824.backup.jou -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/webtalk_18824.backup.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/webtalk_18824.backup.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xelab.pb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xelab.pb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/dist_mem_gen_v8_0_10/dist_mem_gen_v8_0_10.rlx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/dist_mem_gen_v8_0_10/dist_mem_gen_v8_0_10.rlx -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/dist_mem_gen_v8_0_10/dist_mem_gen_v8_0_10.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/dist_mem_gen_v8_0_10/dist_mem_gen_v8_0_10.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/Compile_Options.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/Compile_Options.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/TempBreakPointFile.txt: -------------------------------------------------------------------------------- 1 | Breakpoint File Version 1.0 2 | -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/.xsim_webtallk.info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/.xsim_webtallk.info -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/usage_statistics_ext_xsim.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/usage_statistics_ext_xsim.html -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.dbg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.dbg -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.mem -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.reloc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.reloc -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.rtti: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.rtti -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.svtype: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.svtype -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.type: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.type -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.xdbg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsim.xdbg -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimcrash.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimcrash.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimk.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimk.exe -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimkernel.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/xsimkernel.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/@l@lbit_reg.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/@l@lbit_reg.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/cp0_reg.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/cp0_reg.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ctrl.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ctrl.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/div.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/div.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/dmem.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/dmem.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu_top.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu_top.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu_top_tb.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/docpu_top_tb.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ex.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ex.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ex_mem.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/ex_mem.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/glbl.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/glbl.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/hilo_reg.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/hilo_reg.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/id.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/id.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/id_ex.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/id_ex.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/if_id.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/if_id.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/imem.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/imem.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/mem.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/mem.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/mem_wb.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/mem_wb.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/pc_reg.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/pc_reg.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/regfile.sdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/regfile.sdb -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/xil_defaultlib.rlx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xil_defaultlib/xil_defaultlib.rlx -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xsim.svtype: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.dir/xsim.svtype -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xsim.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xsim.ini -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xvlog.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xvlog.log -------------------------------------------------------------------------------- /Project/DoCPU_89.sim/sim_1/behav/xvlog.pb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.sim/sim_1/behav/xvlog.pb -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/constrs_1/new/DoCPU_board.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/constrs_1/new/DoCPU_board.xdc -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sim_1/new/docpu_top_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sim_1/new/docpu_top_tb.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/doc/dist_mem_gen_v8_0_changelog.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/doc/dist_mem_gen_v8_0_changelog.txt -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.dcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.dcp -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.mif -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.veo -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.vho -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.xci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.xci -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem.xml -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem_ooc.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem_ooc.xdc -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem_sim_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem_sim_netlist.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem_sim_netlist.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem_sim_netlist.vhdl -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem_stub.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/imem_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/imem_stub.vhdl -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/sim/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/sim/imem.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/ip/imem/synth/imem.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/ip/imem/synth/imem.vhd -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/LLbit_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/LLbit_reg.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/cp0_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/cp0_reg.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/ctrl.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/defines.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/div.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/divider.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/dmem.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/docpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/docpu.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/docpu_board.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/docpu_board.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/docpu_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/docpu_top.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/ex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/ex.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/ex_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/ex_mem.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/hilo_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/hilo_reg.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/id.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/id.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/id_ex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/id_ex.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/if_id.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/if_id.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/mem.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/mem_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/mem_wb.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/pc_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/pc_reg.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/regfile.v -------------------------------------------------------------------------------- /Project/DoCPU_89.srcs/sources_1/new/seg7x16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.srcs/sources_1/new/seg7x16.v -------------------------------------------------------------------------------- /Project/DoCPU_89.xpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/Project/DoCPU_89.xpr -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/README.md -------------------------------------------------------------------------------- /donner.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RayCorleone/MipsCPU89/HEAD/donner.jpg --------------------------------------------------------------------------------