├── LICENSE.md ├── README.md ├── _config.yml ├── _layouts └── default.html ├── assets └── css │ └── style.scss ├── bench └── verilog │ ├── ecc_tb_channel.sv │ ├── ecc_tb_checker.sv │ └── testbench_top.sv ├── docs └── RoaLogicLogo.png ├── rtl └── verilog │ ├── altecc_dec.v │ ├── altecc_enc.v │ ├── ecc_dec.sv │ └── ecc_enc.sv └── sim └── rtlsim ├── bin ├── Makefile ├── Makefile.include └── sims │ ├── Makefile.bps │ ├── Makefile.msim │ ├── Makefile.ncsim │ ├── Makefile.riviera │ ├── Makefile.vcs │ └── roalogic.settings.tcl └── run ├── Makefile └── Makefile.include /LICENSE.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/LICENSE.md -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/README.md -------------------------------------------------------------------------------- /_config.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/_config.yml -------------------------------------------------------------------------------- /_layouts/default.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/_layouts/default.html -------------------------------------------------------------------------------- /assets/css/style.scss: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/assets/css/style.scss -------------------------------------------------------------------------------- /bench/verilog/ecc_tb_channel.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/bench/verilog/ecc_tb_channel.sv -------------------------------------------------------------------------------- /bench/verilog/ecc_tb_checker.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/bench/verilog/ecc_tb_checker.sv -------------------------------------------------------------------------------- /bench/verilog/testbench_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/bench/verilog/testbench_top.sv -------------------------------------------------------------------------------- /docs/RoaLogicLogo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/docs/RoaLogicLogo.png -------------------------------------------------------------------------------- /rtl/verilog/altecc_dec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/rtl/verilog/altecc_dec.v -------------------------------------------------------------------------------- /rtl/verilog/altecc_enc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/rtl/verilog/altecc_enc.v -------------------------------------------------------------------------------- /rtl/verilog/ecc_dec.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/rtl/verilog/ecc_dec.sv -------------------------------------------------------------------------------- /rtl/verilog/ecc_enc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/rtl/verilog/ecc_enc.sv -------------------------------------------------------------------------------- /sim/rtlsim/bin/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/Makefile -------------------------------------------------------------------------------- /sim/rtlsim/bin/Makefile.include: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/Makefile.include -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/Makefile.bps: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/Makefile.bps -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/Makefile.msim: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/Makefile.msim -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/Makefile.ncsim: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/Makefile.ncsim -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/Makefile.riviera: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/Makefile.riviera -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/Makefile.vcs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/Makefile.vcs -------------------------------------------------------------------------------- /sim/rtlsim/bin/sims/roalogic.settings.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/RoaLogic/Hamming-ECC/HEAD/sim/rtlsim/bin/sims/roalogic.settings.tcl -------------------------------------------------------------------------------- /sim/rtlsim/run/Makefile: -------------------------------------------------------------------------------- 1 | ../bin/Makefile -------------------------------------------------------------------------------- /sim/rtlsim/run/Makefile.include: -------------------------------------------------------------------------------- 1 | ../bin/Makefile.include --------------------------------------------------------------------------------