├── README.md ├── Tune_WL ├── gurobi_10_10.lp ├── gurobi_10_10.sol ├── gurobi_glo_adder_10.lp └── gurobi_glo_adder_10.sol ├── script_Verilog_Generator ├── CSL.cpp ├── CSL.h ├── CSL.v ├── Compress_Tree.v ├── Compressor_Tree.cpp ├── Compressor_Tree.h ├── FA.v ├── HA.v ├── Inf1.v ├── Inf2.v ├── MUX.v ├── Prefex_Tree.cpp ├── Prefex_Tree.v ├── Prefix_Tree.h ├── basic_block.cpp ├── basic_block.h ├── fast_mult.cpp ├── fast_mult.h ├── fast_mult.v ├── main.cpp ├── pref_elem1.v ├── pref_elem2.v ├── pref_elem3.v └── production.v ├── script_for_Compressor_tree └── main.cpp └── src ├── Adder_Tree_Optimization.cpp ├── Adder_Tree_Optimization.h ├── Multiplier_Tree_Optimization.cpp ├── Multiplier_Tree_Optimization.h ├── gurobi_c++.h └── main.cpp /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/README.md -------------------------------------------------------------------------------- /Tune_WL/gurobi_10_10.lp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/Tune_WL/gurobi_10_10.lp -------------------------------------------------------------------------------- /Tune_WL/gurobi_10_10.sol: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/Tune_WL/gurobi_10_10.sol -------------------------------------------------------------------------------- /Tune_WL/gurobi_glo_adder_10.lp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/Tune_WL/gurobi_glo_adder_10.lp -------------------------------------------------------------------------------- /Tune_WL/gurobi_glo_adder_10.sol: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/Tune_WL/gurobi_glo_adder_10.sol -------------------------------------------------------------------------------- /script_Verilog_Generator/CSL.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/CSL.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/CSL.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/CSL.h -------------------------------------------------------------------------------- /script_Verilog_Generator/CSL.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/CSL.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Compress_Tree.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Compress_Tree.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Compressor_Tree.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Compressor_Tree.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/Compressor_Tree.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Compressor_Tree.h -------------------------------------------------------------------------------- /script_Verilog_Generator/FA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/FA.v -------------------------------------------------------------------------------- /script_Verilog_Generator/HA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/HA.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Inf1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Inf1.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Inf2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Inf2.v -------------------------------------------------------------------------------- /script_Verilog_Generator/MUX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/MUX.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Prefex_Tree.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Prefex_Tree.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/Prefex_Tree.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Prefex_Tree.v -------------------------------------------------------------------------------- /script_Verilog_Generator/Prefix_Tree.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/Prefix_Tree.h -------------------------------------------------------------------------------- /script_Verilog_Generator/basic_block.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/basic_block.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/basic_block.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/basic_block.h -------------------------------------------------------------------------------- /script_Verilog_Generator/fast_mult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/fast_mult.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/fast_mult.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/fast_mult.h -------------------------------------------------------------------------------- /script_Verilog_Generator/fast_mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/fast_mult.v -------------------------------------------------------------------------------- /script_Verilog_Generator/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/main.cpp -------------------------------------------------------------------------------- /script_Verilog_Generator/pref_elem1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/pref_elem1.v -------------------------------------------------------------------------------- /script_Verilog_Generator/pref_elem2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/pref_elem2.v -------------------------------------------------------------------------------- /script_Verilog_Generator/pref_elem3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/pref_elem3.v -------------------------------------------------------------------------------- /script_Verilog_Generator/production.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_Verilog_Generator/production.v -------------------------------------------------------------------------------- /script_for_Compressor_tree/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/script_for_Compressor_tree/main.cpp -------------------------------------------------------------------------------- /src/Adder_Tree_Optimization.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/Adder_Tree_Optimization.cpp -------------------------------------------------------------------------------- /src/Adder_Tree_Optimization.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/Adder_Tree_Optimization.h -------------------------------------------------------------------------------- /src/Multiplier_Tree_Optimization.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/Multiplier_Tree_Optimization.cpp -------------------------------------------------------------------------------- /src/Multiplier_Tree_Optimization.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/Multiplier_Tree_Optimization.h -------------------------------------------------------------------------------- /src/gurobi_c++.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/gurobi_c++.h -------------------------------------------------------------------------------- /src/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/SJTU-ECTL/GOMIL/HEAD/src/main.cpp --------------------------------------------------------------------------------