├── .gitignore ├── LICENSE ├── README.md ├── asm └── mips1.asm ├── img ├── branch_front_forwarding.png ├── branch_front_stall.png ├── branch_load_forwarding.png ├── branch_load_stall.png ├── design.png ├── inst_num.png ├── loaduse_forwarding.png ├── loaduse_stall.png ├── max_delay.png ├── resource.png ├── result_18.jpg ├── result_3.jpg ├── schematic.png ├── simulation_matching.png ├── simulation_v0.png ├── summary.png └── timing.png ├── src ├── ALU.v ├── ALUControl.v ├── ALUForwarding.v ├── BranchForwarding.v ├── BranchJudge.v ├── CLK.v ├── Control.v ├── DataMemory.v ├── EX_MEM.v ├── ID_EX.v ├── IF_ID.v ├── ImmProcess.v ├── InstructionMemory.v ├── MEM_WB.v ├── PC.v ├── PipelineCPU.v ├── RegisterFile.v ├── constrain.xdc └── test_pipeline.v └── 实验报告.md /.gitignore: -------------------------------------------------------------------------------- 1 | *.pdf 2 | *.rar -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/README.md -------------------------------------------------------------------------------- /asm/mips1.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/asm/mips1.asm -------------------------------------------------------------------------------- /img/branch_front_forwarding.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/branch_front_forwarding.png -------------------------------------------------------------------------------- /img/branch_front_stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/branch_front_stall.png -------------------------------------------------------------------------------- /img/branch_load_forwarding.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/branch_load_forwarding.png -------------------------------------------------------------------------------- /img/branch_load_stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/branch_load_stall.png -------------------------------------------------------------------------------- /img/design.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/design.png -------------------------------------------------------------------------------- /img/inst_num.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/inst_num.png -------------------------------------------------------------------------------- /img/loaduse_forwarding.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/loaduse_forwarding.png -------------------------------------------------------------------------------- /img/loaduse_stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/loaduse_stall.png -------------------------------------------------------------------------------- /img/max_delay.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/max_delay.png -------------------------------------------------------------------------------- /img/resource.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/resource.png -------------------------------------------------------------------------------- /img/result_18.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/result_18.jpg -------------------------------------------------------------------------------- /img/result_3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/result_3.jpg -------------------------------------------------------------------------------- /img/schematic.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/schematic.png -------------------------------------------------------------------------------- /img/simulation_matching.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/simulation_matching.png -------------------------------------------------------------------------------- /img/simulation_v0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/simulation_v0.png -------------------------------------------------------------------------------- /img/summary.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/summary.png -------------------------------------------------------------------------------- /img/timing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/img/timing.png -------------------------------------------------------------------------------- /src/ALU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/ALU.v -------------------------------------------------------------------------------- /src/ALUControl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/ALUControl.v -------------------------------------------------------------------------------- /src/ALUForwarding.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/ALUForwarding.v -------------------------------------------------------------------------------- /src/BranchForwarding.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/BranchForwarding.v -------------------------------------------------------------------------------- /src/BranchJudge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/BranchJudge.v -------------------------------------------------------------------------------- /src/CLK.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/CLK.v -------------------------------------------------------------------------------- /src/Control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/Control.v -------------------------------------------------------------------------------- /src/DataMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/DataMemory.v -------------------------------------------------------------------------------- /src/EX_MEM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/EX_MEM.v -------------------------------------------------------------------------------- /src/ID_EX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/ID_EX.v -------------------------------------------------------------------------------- /src/IF_ID.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/IF_ID.v -------------------------------------------------------------------------------- /src/ImmProcess.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/ImmProcess.v -------------------------------------------------------------------------------- /src/InstructionMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/InstructionMemory.v -------------------------------------------------------------------------------- /src/MEM_WB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/MEM_WB.v -------------------------------------------------------------------------------- /src/PC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/PC.v -------------------------------------------------------------------------------- /src/PipelineCPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/PipelineCPU.v -------------------------------------------------------------------------------- /src/RegisterFile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/RegisterFile.v -------------------------------------------------------------------------------- /src/constrain.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/constrain.xdc -------------------------------------------------------------------------------- /src/test_pipeline.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/src/test_pipeline.v -------------------------------------------------------------------------------- /实验报告.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TCL606/MipsPipeline/HEAD/实验报告.md --------------------------------------------------------------------------------