├── 32 bit adder ├── 32 bit adder.jpg ├── adder32.v └── adder32_tb.v ├── Array Multiplier ├── array_multiplier.jpg └── array_multiplier.v ├── Barrel Shifter ├── barrel_shifter_8bit.jpg ├── barrel_shifter_8bit.v ├── barrel_shifter_8bit_tb.v └── mux2X1.v ├── Binary Divider 16 by 8 └── binary_divider.v ├── Booth Multiplication ├── booth_multiplication.jpg └── booth_multiplication.v ├── CRC Coding ├── CRC Coding.pdf ├── CRC_16_parallel │ ├── CRC_16_parallel.jpg │ ├── CRC_16_parallel.v │ └── CRC_16_parallel_tb.v ├── CRC_16_serial │ ├── CRC_16_serial.jpg │ ├── CRC_16_serial.v │ └── CRC_16_serial_tb.v ├── CRC_32_parallel │ ├── CRC_32_parallel.jpg │ ├── CRC_32_parallel.v │ └── CRC_32_parallel_tb.v └── CRC_32_serial │ ├── CRC_32_serial.jpg │ ├── CRC_32_serial.v │ └── CRC_32_serial_tb.v ├── Carry Select and Carry Look Ahead Adder ├── carry_look_ahead_adder.jpg ├── carry_look_ahead_adder.v ├── carry_select_adder.jpg └── carry_select_adder.v ├── Carry Skip and Carry Save Adder ├── carry_save_adder.jpg ├── carry_save_adder.v ├── carry_skip_adder.jpg └── carry_skip_adder.v ├── Complex Multiplier ├── complex_multiplication.jpg └── complex_multiplication.v ├── Dice Game └── dice_game.v ├── FIFO ├── fifo.jpg ├── fifo.v └── fifo_tb.v ├── Fixed Point Adder and Subtractor ├── fixed_point_adder.v ├── fixed_point_adder1.jpg ├── fixed_point_adder2.jpg ├── fixed_point_subtractor.v ├── fixed_point_subtractor1.jpg └── fixed_point_subtractor2.jpg ├── Fixed Point Multiplier and Divider ├── fixed_point_divider.v ├── fixed_point_divider1.jpg ├── fixed_point_divider2.jpg ├── fixed_point_multiplier.v ├── fixed_point_multiplier1.jpg └── fixed_point_multiplier2.jpg ├── Floating Point IEEE 754 Addition Subtraction ├── Addition_Subtraction.v └── IEEE_754_Addition_Substraction.jpg ├── Floating Point IEEE 754 Division ├── IEEE_754_Division.jpg ├── Test.txt ├── TestGenerator.py └── division.v ├── Floating Point IEEE 754 Multiplication ├── IEEE_754_Multiplication.jpg └── Multiplication.v ├── Fraction Multiplier ├── fraction multiplier.jpg ├── fraction_multiplication.jpg ├── fraction_multiplication.v └── fraction_multiplication_tb.v ├── High Radix Multiplier ├── high radix.png ├── high_radix_multiplication.v ├── high_radix_mutiplication_tb.v └── multiplier.jpg ├── I2C and SPI Protocols ├── I2C │ ├── I2C.jpg │ ├── Master.v │ ├── Slave.v │ ├── i2c frame.png │ └── tbmast.v └── SPI │ ├── Loopback.jpg │ ├── Loopback.v │ ├── Loopback_tb.v │ ├── Master.jpg │ ├── Master.v │ ├── Master_tb.v │ ├── Slave.v │ └── images.png ├── LFSR and CFSR ├── CFSR │ ├── cfsr.jpg │ ├── cfsr.v │ └── cfsr.vec └── LFSR │ ├── lfsr.jpg │ ├── lfsr.v │ └── lfsr_tb.v ├── LICENCE.txt ├── Logarithm Implementation ├── log.jpg └── log.v ├── Mealy and Moore State Machine Implementation of Sequence Detector ├── mealy.jpg ├── mealy.v ├── moore.jpg └── moore.v ├── Modified Booth Algorithm ├── modified_booth.jpg ├── modified_booth.v └── modified_booth_tb.v ├── Pipelined Multiplier ├── pipelined multiplier.jpg ├── pipelined_multiplier.v └── pipelined_multiplier_tb.v ├── README.md ├── Restoring and Non Restoring Division ├── Non Restoring Division Radix 2.jpg ├── Restoring Division Radix 2.jpg ├── Restoring Division Radix 4.jpg ├── non_restoring_div_R2.v ├── restoring_div_R2.v └── restoring_div_R4.v ├── Sequential Multiplier ├── SR1.v ├── SR2.v ├── adder.v ├── counter.v ├── pipo.v ├── prod1.v ├── sequential_multiplication.v ├── sequential_multiplication1.jpg ├── sequential_multiplication2.jpg └── sequential_multiplication_tb.v ├── Shift and Add Binary Multiplier ├── shift and add multiplier.jpg ├── shift and add.png └── shift_add_multiplication.v ├── Traffic Light Controller ├── test_commands.v ├── traffic_light.jpg └── traffic_light.v ├── Universal_Shift_Register ├── D_FlipFlop.v ├── Mux_8_to_1.v ├── Universal_shift_reg.jpg ├── Universal_shift_reg.v ├── Universal_shift_reg_tb.v └── usr.png ├── bcd_adder ├── bcd_adder.jpg └── bcd_adder.v ├── dual_address_ram ├── dual_address_ram.v ├── dual_address_ram0.jpg ├── dual_address_ram1.jpg ├── dual_address_ram2.jpg └── dual_address_ram3.jpg └── dual_address_rom ├── dual_address_rom.jpg └── dual_address_rom.v /32 bit adder/32 bit adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/32 bit adder/32 bit adder.jpg -------------------------------------------------------------------------------- /32 bit adder/adder32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/32 bit adder/adder32.v -------------------------------------------------------------------------------- /32 bit adder/adder32_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/32 bit adder/adder32_tb.v -------------------------------------------------------------------------------- /Array Multiplier/array_multiplier.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Array Multiplier/array_multiplier.jpg -------------------------------------------------------------------------------- /Array Multiplier/array_multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Array Multiplier/array_multiplier.v -------------------------------------------------------------------------------- /Barrel Shifter/barrel_shifter_8bit.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Barrel Shifter/barrel_shifter_8bit.jpg -------------------------------------------------------------------------------- /Barrel Shifter/barrel_shifter_8bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Barrel Shifter/barrel_shifter_8bit.v -------------------------------------------------------------------------------- /Barrel Shifter/barrel_shifter_8bit_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Barrel Shifter/barrel_shifter_8bit_tb.v -------------------------------------------------------------------------------- /Barrel Shifter/mux2X1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Barrel Shifter/mux2X1.v -------------------------------------------------------------------------------- /Binary Divider 16 by 8/binary_divider.v: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /Booth Multiplication/booth_multiplication.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Booth Multiplication/booth_multiplication.jpg -------------------------------------------------------------------------------- /Booth Multiplication/booth_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Booth Multiplication/booth_multiplication.v -------------------------------------------------------------------------------- /CRC Coding/CRC Coding.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC Coding.pdf -------------------------------------------------------------------------------- /CRC Coding/CRC_16_parallel/CRC_16_parallel.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_parallel/CRC_16_parallel.jpg -------------------------------------------------------------------------------- /CRC Coding/CRC_16_parallel/CRC_16_parallel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_parallel/CRC_16_parallel.v -------------------------------------------------------------------------------- /CRC Coding/CRC_16_parallel/CRC_16_parallel_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_parallel/CRC_16_parallel_tb.v -------------------------------------------------------------------------------- /CRC Coding/CRC_16_serial/CRC_16_serial.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_serial/CRC_16_serial.jpg -------------------------------------------------------------------------------- /CRC Coding/CRC_16_serial/CRC_16_serial.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_serial/CRC_16_serial.v -------------------------------------------------------------------------------- /CRC Coding/CRC_16_serial/CRC_16_serial_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_16_serial/CRC_16_serial_tb.v -------------------------------------------------------------------------------- /CRC Coding/CRC_32_parallel/CRC_32_parallel.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_parallel/CRC_32_parallel.jpg -------------------------------------------------------------------------------- /CRC Coding/CRC_32_parallel/CRC_32_parallel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_parallel/CRC_32_parallel.v -------------------------------------------------------------------------------- /CRC Coding/CRC_32_parallel/CRC_32_parallel_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_parallel/CRC_32_parallel_tb.v -------------------------------------------------------------------------------- /CRC Coding/CRC_32_serial/CRC_32_serial.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_serial/CRC_32_serial.jpg -------------------------------------------------------------------------------- /CRC Coding/CRC_32_serial/CRC_32_serial.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_serial/CRC_32_serial.v -------------------------------------------------------------------------------- /CRC Coding/CRC_32_serial/CRC_32_serial_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/CRC Coding/CRC_32_serial/CRC_32_serial_tb.v -------------------------------------------------------------------------------- /Carry Select and Carry Look Ahead Adder/carry_look_ahead_adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Select and Carry Look Ahead Adder/carry_look_ahead_adder.jpg -------------------------------------------------------------------------------- /Carry Select and Carry Look Ahead Adder/carry_look_ahead_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Select and Carry Look Ahead Adder/carry_look_ahead_adder.v -------------------------------------------------------------------------------- /Carry Select and Carry Look Ahead Adder/carry_select_adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Select and Carry Look Ahead Adder/carry_select_adder.jpg -------------------------------------------------------------------------------- /Carry Select and Carry Look Ahead Adder/carry_select_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Select and Carry Look Ahead Adder/carry_select_adder.v -------------------------------------------------------------------------------- /Carry Skip and Carry Save Adder/carry_save_adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Skip and Carry Save Adder/carry_save_adder.jpg -------------------------------------------------------------------------------- /Carry Skip and Carry Save Adder/carry_save_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Skip and Carry Save Adder/carry_save_adder.v -------------------------------------------------------------------------------- /Carry Skip and Carry Save Adder/carry_skip_adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Skip and Carry Save Adder/carry_skip_adder.jpg -------------------------------------------------------------------------------- /Carry Skip and Carry Save Adder/carry_skip_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Carry Skip and Carry Save Adder/carry_skip_adder.v -------------------------------------------------------------------------------- /Complex Multiplier/complex_multiplication.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Complex Multiplier/complex_multiplication.jpg -------------------------------------------------------------------------------- /Complex Multiplier/complex_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Complex Multiplier/complex_multiplication.v -------------------------------------------------------------------------------- /Dice Game/dice_game.v: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /FIFO/fifo.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/FIFO/fifo.jpg -------------------------------------------------------------------------------- /FIFO/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/FIFO/fifo.v -------------------------------------------------------------------------------- /FIFO/fifo_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/FIFO/fifo_tb.v -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_adder.v -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_adder1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_adder1.jpg -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_adder2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_adder2.jpg -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_subtractor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_subtractor.v -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_subtractor1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_subtractor1.jpg -------------------------------------------------------------------------------- /Fixed Point Adder and Subtractor/fixed_point_subtractor2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Adder and Subtractor/fixed_point_subtractor2.jpg -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_divider.v -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_divider1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_divider1.jpg -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_divider2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_divider2.jpg -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_multiplier.v -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_multiplier1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_multiplier1.jpg -------------------------------------------------------------------------------- /Fixed Point Multiplier and Divider/fixed_point_multiplier2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fixed Point Multiplier and Divider/fixed_point_multiplier2.jpg -------------------------------------------------------------------------------- /Floating Point IEEE 754 Addition Subtraction/Addition_Subtraction.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Addition Subtraction/Addition_Subtraction.v -------------------------------------------------------------------------------- /Floating Point IEEE 754 Addition Subtraction/IEEE_754_Addition_Substraction.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Addition Subtraction/IEEE_754_Addition_Substraction.jpg -------------------------------------------------------------------------------- /Floating Point IEEE 754 Division/IEEE_754_Division.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Division/IEEE_754_Division.jpg -------------------------------------------------------------------------------- /Floating Point IEEE 754 Division/Test.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Division/Test.txt -------------------------------------------------------------------------------- /Floating Point IEEE 754 Division/TestGenerator.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Division/TestGenerator.py -------------------------------------------------------------------------------- /Floating Point IEEE 754 Division/division.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Division/division.v -------------------------------------------------------------------------------- /Floating Point IEEE 754 Multiplication/IEEE_754_Multiplication.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Multiplication/IEEE_754_Multiplication.jpg -------------------------------------------------------------------------------- /Floating Point IEEE 754 Multiplication/Multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Floating Point IEEE 754 Multiplication/Multiplication.v -------------------------------------------------------------------------------- /Fraction Multiplier/fraction multiplier.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fraction Multiplier/fraction multiplier.jpg -------------------------------------------------------------------------------- /Fraction Multiplier/fraction_multiplication.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fraction Multiplier/fraction_multiplication.jpg -------------------------------------------------------------------------------- /Fraction Multiplier/fraction_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fraction Multiplier/fraction_multiplication.v -------------------------------------------------------------------------------- /Fraction Multiplier/fraction_multiplication_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Fraction Multiplier/fraction_multiplication_tb.v -------------------------------------------------------------------------------- /High Radix Multiplier/high radix.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/High Radix Multiplier/high radix.png -------------------------------------------------------------------------------- /High Radix Multiplier/high_radix_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/High Radix Multiplier/high_radix_multiplication.v -------------------------------------------------------------------------------- /High Radix Multiplier/high_radix_mutiplication_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/High Radix Multiplier/high_radix_mutiplication_tb.v -------------------------------------------------------------------------------- /High Radix Multiplier/multiplier.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/High Radix Multiplier/multiplier.jpg -------------------------------------------------------------------------------- /I2C and SPI Protocols/I2C/I2C.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/I2C/I2C.jpg -------------------------------------------------------------------------------- /I2C and SPI Protocols/I2C/Master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/I2C/Master.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/I2C/Slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/I2C/Slave.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/I2C/i2c frame.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/I2C/i2c frame.png -------------------------------------------------------------------------------- /I2C and SPI Protocols/I2C/tbmast.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/I2C/tbmast.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Loopback.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Loopback.jpg -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Loopback.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Loopback.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Loopback_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Loopback_tb.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Master.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Master.jpg -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Master.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Master_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Master_tb.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/Slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/Slave.v -------------------------------------------------------------------------------- /I2C and SPI Protocols/SPI/images.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/I2C and SPI Protocols/SPI/images.png -------------------------------------------------------------------------------- /LFSR and CFSR/CFSR/cfsr.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/CFSR/cfsr.jpg -------------------------------------------------------------------------------- /LFSR and CFSR/CFSR/cfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/CFSR/cfsr.v -------------------------------------------------------------------------------- /LFSR and CFSR/CFSR/cfsr.vec: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/CFSR/cfsr.vec -------------------------------------------------------------------------------- /LFSR and CFSR/LFSR/lfsr.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/LFSR/lfsr.jpg -------------------------------------------------------------------------------- /LFSR and CFSR/LFSR/lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/LFSR/lfsr.v -------------------------------------------------------------------------------- /LFSR and CFSR/LFSR/lfsr_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LFSR and CFSR/LFSR/lfsr_tb.v -------------------------------------------------------------------------------- /LICENCE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/LICENCE.txt -------------------------------------------------------------------------------- /Logarithm Implementation/log.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Logarithm Implementation/log.jpg -------------------------------------------------------------------------------- /Logarithm Implementation/log.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Logarithm Implementation/log.v -------------------------------------------------------------------------------- /Mealy and Moore State Machine Implementation of Sequence Detector/mealy.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Mealy and Moore State Machine Implementation of Sequence Detector/mealy.jpg -------------------------------------------------------------------------------- /Mealy and Moore State Machine Implementation of Sequence Detector/mealy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Mealy and Moore State Machine Implementation of Sequence Detector/mealy.v -------------------------------------------------------------------------------- /Mealy and Moore State Machine Implementation of Sequence Detector/moore.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Mealy and Moore State Machine Implementation of Sequence Detector/moore.jpg -------------------------------------------------------------------------------- /Mealy and Moore State Machine Implementation of Sequence Detector/moore.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Mealy and Moore State Machine Implementation of Sequence Detector/moore.v -------------------------------------------------------------------------------- /Modified Booth Algorithm/modified_booth.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Modified Booth Algorithm/modified_booth.jpg -------------------------------------------------------------------------------- /Modified Booth Algorithm/modified_booth.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Modified Booth Algorithm/modified_booth.v -------------------------------------------------------------------------------- /Modified Booth Algorithm/modified_booth_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Modified Booth Algorithm/modified_booth_tb.v -------------------------------------------------------------------------------- /Pipelined Multiplier/pipelined multiplier.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Pipelined Multiplier/pipelined multiplier.jpg -------------------------------------------------------------------------------- /Pipelined Multiplier/pipelined_multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Pipelined Multiplier/pipelined_multiplier.v -------------------------------------------------------------------------------- /Pipelined Multiplier/pipelined_multiplier_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Pipelined Multiplier/pipelined_multiplier_tb.v -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/README.md -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/Non Restoring Division Radix 2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/Non Restoring Division Radix 2.jpg -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/Restoring Division Radix 2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/Restoring Division Radix 2.jpg -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/Restoring Division Radix 4.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/Restoring Division Radix 4.jpg -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/non_restoring_div_R2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/non_restoring_div_R2.v -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/restoring_div_R2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/restoring_div_R2.v -------------------------------------------------------------------------------- /Restoring and Non Restoring Division/restoring_div_R4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Restoring and Non Restoring Division/restoring_div_R4.v -------------------------------------------------------------------------------- /Sequential Multiplier/SR1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/SR1.v -------------------------------------------------------------------------------- /Sequential Multiplier/SR2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/SR2.v -------------------------------------------------------------------------------- /Sequential Multiplier/adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/adder.v -------------------------------------------------------------------------------- /Sequential Multiplier/counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/counter.v -------------------------------------------------------------------------------- /Sequential Multiplier/pipo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/pipo.v -------------------------------------------------------------------------------- /Sequential Multiplier/prod1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/prod1.v -------------------------------------------------------------------------------- /Sequential Multiplier/sequential_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/sequential_multiplication.v -------------------------------------------------------------------------------- /Sequential Multiplier/sequential_multiplication1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/sequential_multiplication1.jpg -------------------------------------------------------------------------------- /Sequential Multiplier/sequential_multiplication2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/sequential_multiplication2.jpg -------------------------------------------------------------------------------- /Sequential Multiplier/sequential_multiplication_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Sequential Multiplier/sequential_multiplication_tb.v -------------------------------------------------------------------------------- /Shift and Add Binary Multiplier/shift and add multiplier.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Shift and Add Binary Multiplier/shift and add multiplier.jpg -------------------------------------------------------------------------------- /Shift and Add Binary Multiplier/shift and add.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Shift and Add Binary Multiplier/shift and add.png -------------------------------------------------------------------------------- /Shift and Add Binary Multiplier/shift_add_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Shift and Add Binary Multiplier/shift_add_multiplication.v -------------------------------------------------------------------------------- /Traffic Light Controller/test_commands.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Traffic Light Controller/test_commands.v -------------------------------------------------------------------------------- /Traffic Light Controller/traffic_light.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Traffic Light Controller/traffic_light.jpg -------------------------------------------------------------------------------- /Traffic Light Controller/traffic_light.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Traffic Light Controller/traffic_light.v -------------------------------------------------------------------------------- /Universal_Shift_Register/D_FlipFlop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/D_FlipFlop.v -------------------------------------------------------------------------------- /Universal_Shift_Register/Mux_8_to_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/Mux_8_to_1.v -------------------------------------------------------------------------------- /Universal_Shift_Register/Universal_shift_reg.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/Universal_shift_reg.jpg -------------------------------------------------------------------------------- /Universal_Shift_Register/Universal_shift_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/Universal_shift_reg.v -------------------------------------------------------------------------------- /Universal_Shift_Register/Universal_shift_reg_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/Universal_shift_reg_tb.v -------------------------------------------------------------------------------- /Universal_Shift_Register/usr.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/Universal_Shift_Register/usr.png -------------------------------------------------------------------------------- /bcd_adder/bcd_adder.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/bcd_adder/bcd_adder.jpg -------------------------------------------------------------------------------- /bcd_adder/bcd_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/bcd_adder/bcd_adder.v -------------------------------------------------------------------------------- /dual_address_ram/dual_address_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_ram/dual_address_ram.v -------------------------------------------------------------------------------- /dual_address_ram/dual_address_ram0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_ram/dual_address_ram0.jpg -------------------------------------------------------------------------------- /dual_address_ram/dual_address_ram1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_ram/dual_address_ram1.jpg -------------------------------------------------------------------------------- /dual_address_ram/dual_address_ram2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_ram/dual_address_ram2.jpg -------------------------------------------------------------------------------- /dual_address_ram/dual_address_ram3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_ram/dual_address_ram3.jpg -------------------------------------------------------------------------------- /dual_address_rom/dual_address_rom.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_rom/dual_address_rom.jpg -------------------------------------------------------------------------------- /dual_address_rom/dual_address_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Test134n/32-Verilog-Mini-Projects/HEAD/dual_address_rom/dual_address_rom.v --------------------------------------------------------------------------------