├── .gitignore ├── .hgignore ├── .hgtags ├── Default.sublime-commands ├── Default.sublime-keymap ├── Find Results SV.hidden-tmLanguage ├── LICENSE ├── Main.sublime-menu ├── ReferenceList.tmPreferences ├── Snippets ├── begin-end.sublime-snippet ├── case.sublime-snippet ├── class.sublime-snippet ├── class_uvm.sublime-snippet ├── comment_box.sublime-snippet ├── constraint.sublime-snippet ├── covergroup.sublime-snippet ├── for-loop.sublime-snippet ├── function.sublime-snippet ├── if.sublime-snippet ├── interface.sublime-snippet ├── module.sublime-snippet ├── package.sublime-snippet └── task.sublime-snippet ├── Symbol List.tmPreferences ├── SystemVerilog.sublime-settings ├── SystemVerilog.sublime-syntax ├── SystemVerilog.tmLanguage ├── SystemVerilog.tmPreferences ├── __init__.py ├── beginend.sublime-macro ├── bitbucket-pipelines.yml ├── color_scheme_util ├── comments.py ├── json.py ├── rgba.py ├── st_color_scheme_matcher.py └── x11colors.py ├── debug ├── __init__.py ├── deploy_config.py ├── deploy_unzipped.py ├── deploy_zipped.py ├── undeploy_unzipped.py ├── undeploy_zipped.py └── util.py ├── messages.json ├── messages ├── 1.0.0.txt ├── 1.0.1.txt ├── 1.0.2.txt ├── 1.1.0.txt ├── 1.1.1.txt ├── 1.1.2.txt ├── 1.1.3.txt ├── 1.1.4.txt ├── 1.1.5.txt ├── 1.1.6.txt ├── 1.1.7.txt ├── 1.1.8.txt ├── 1.10.0.txt ├── 1.10.1.txt ├── 1.10.2.txt ├── 1.10.3.txt ├── 1.10.4.txt ├── 1.11.0.txt ├── 1.11.1.txt ├── 1.11.2.txt ├── 1.11.3.txt ├── 1.12.0.txt ├── 1.12.1.txt ├── 1.12.2.txt ├── 1.12.3.txt ├── 1.13.0.txt ├── 1.13.1.txt ├── 1.13.2.txt ├── 1.13.3.txt ├── 1.13.4.txt ├── 1.13.5.txt ├── 1.14.0.txt ├── 1.14.1.txt ├── 1.14.2.txt ├── 1.15.0.txt ├── 1.15.1.txt ├── 1.15.2.txt ├── 1.2.0.txt ├── 1.3.0.txt ├── 1.3.1.txt ├── 1.3.2.txt ├── 1.3.3.txt ├── 1.3.4.txt ├── 1.4.0.txt ├── 1.4.1.txt ├── 1.5.0.txt ├── 1.6.0.txt ├── 1.6.1.txt ├── 1.6.2.txt ├── 1.6.3.txt ├── 1.7.0.txt ├── 1.7.1.txt ├── 1.7.2.txt ├── 1.7.3.txt ├── 1.8.0.txt ├── 1.9.0.txt ├── 2.0.0.txt ├── 2.1.0.txt ├── 2.1.1.txt ├── 2.1.2.txt ├── 2.1.3.txt ├── 2.10.0.txt ├── 2.10.1.txt ├── 2.10.2.txt ├── 2.10.3.txt ├── 2.10.4.txt ├── 2.11.0.txt ├── 2.11.1.txt ├── 2.11.2.txt ├── 2.12.0.txt ├── 2.12.1.txt ├── 2.13.0.txt ├── 2.13.1.txt ├── 2.14.0.txt ├── 2.14.1.txt ├── 2.14.2.txt ├── 2.14.3.txt ├── 2.14.4.txt ├── 2.14.5.txt ├── 2.14.6.txt ├── 2.15.0.txt ├── 2.15.1.txt ├── 2.15.2.txt ├── 2.15.3.txt ├── 2.15.4.txt ├── 2.15.5.txt ├── 2.15.6.txt ├── 2.15.7.txt ├── 2.16.0.txt ├── 2.17.0.txt ├── 2.17.1.txt ├── 2.17.2.txt ├── 2.18.0.txt ├── 2.18.1.txt ├── 2.18.2.txt ├── 2.19.0.txt ├── 2.19.1.txt ├── 2.2.0.txt ├── 2.20.0.txt ├── 2.20.1.txt ├── 2.20.2.txt ├── 2.20.3.txt ├── 2.21.0.txt ├── 2.21.1.txt ├── 2.21.10.txt ├── 2.21.11.txt ├── 2.21.2.txt ├── 2.21.3.txt ├── 2.21.4.txt ├── 2.21.5.txt ├── 2.21.6.txt ├── 2.21.7.txt ├── 2.21.8.txt ├── 2.21.9.txt ├── 2.22.0.txt ├── 2.22.1.txt ├── 2.22.2.txt ├── 2.22.3.txt ├── 2.23.0.txt ├── 2.23.1.txt ├── 2.23.10.txt ├── 2.23.11.txt ├── 2.23.12.txt ├── 2.23.13.txt ├── 2.23.15.txt ├── 2.23.16.txt ├── 2.23.17.txt ├── 2.23.2.txt ├── 2.23.3.txt ├── 2.23.4.txt ├── 2.23.5.txt ├── 2.23.6.txt ├── 2.23.7.txt ├── 2.23.8.txt ├── 2.23.9.txt ├── 2.3.0.txt ├── 2.3.1.txt ├── 2.3.2.txt ├── 2.4.0.txt ├── 2.4.1.txt ├── 2.4.2.txt ├── 2.4.3.txt ├── 2.5.0.txt ├── 2.5.1.txt ├── 2.6.0.txt ├── 2.6.1.txt ├── 2.6.2.txt ├── 2.6.3.txt ├── 2.6.4.txt ├── 2.6.5.txt ├── 2.6.6.txt ├── 2.6.7.txt ├── 2.6.8.txt ├── 2.7.0.txt ├── 2.7.1.txt ├── 2.7.2.txt ├── 2.8.0.txt ├── 2.8.1.txt ├── 2.8.2.txt ├── 2.8.3.txt ├── 2.8.4.txt ├── 2.8.5.txt ├── 2.8.6.txt ├── 2.8.7.txt ├── 2.8.8.txt ├── 2.8.9.txt ├── 2.9.0.txt ├── 2.9.1.txt ├── 2.9.2.txt ├── 2.9.3.txt └── 2.9.4.txt ├── navbar.sublime-syntax ├── readme.md ├── syntax_test_SystemVerilog.sv ├── test ├── __init__.py ├── main.py ├── verilog_beautifier_test.py ├── verilogutil_data │ ├── clean_comment_data │ │ ├── test0.json │ │ └── test0.sv │ ├── parse_module_data │ │ ├── test0.json │ │ ├── test0.sv │ │ ├── test1.json │ │ ├── test1.sv │ │ ├── test10.json │ │ ├── test10.sv │ │ ├── test11.json │ │ ├── test11.sv │ │ ├── test2.json │ │ ├── test2.sv │ │ ├── test3.json │ │ ├── test3.sv │ │ ├── test4.json │ │ ├── test4.sv │ │ ├── test5.json │ │ ├── test5.sv │ │ ├── test6.json │ │ ├── test6.sv │ │ ├── test7.json │ │ ├── test7.sv │ │ ├── test8.json │ │ ├── test8.sv │ │ ├── test9.json │ │ ├── test9.sv │ │ ├── test_module_usertype.json │ │ └── test_module_usertype.sv │ ├── parse_package │ │ ├── decl.json │ │ ├── decl.sv │ │ ├── function.json │ │ ├── function.sv │ │ ├── struct.json │ │ └── struct.sv │ └── verilog_beautifier │ │ ├── always_nobegin.sv │ │ ├── always_nobegin_exp.sv │ │ ├── assertion.sv │ │ ├── assertion_exp.sv │ │ ├── cstyle_array.sv │ │ ├── cstyle_array_exp.sv │ │ ├── extern.sv │ │ ├── generate.sv │ │ ├── generate_exp.sv │ │ ├── instance.sv │ │ ├── instance_no_align.sv │ │ ├── macro.sv │ │ ├── macro_exp.sv │ │ ├── modport.sv │ │ ├── module_decl.sv │ │ ├── module_decl_expected.sv │ │ ├── module_import.sv │ │ ├── module_import_exp.sv │ │ ├── module_param.sv │ │ ├── module_param_exp.sv │ │ ├── param.sv │ │ ├── param_exp.sv │ │ ├── port_array.sv │ │ ├── port_array_exp.sv │ │ ├── test0.sv │ │ ├── test0_expected.sv │ │ ├── test0_tab_expected.sv │ │ ├── test10.sv │ │ ├── test10_expected.sv │ │ ├── test11.sv │ │ ├── test11_expected.sv │ │ ├── test11_strip_expected.sv │ │ ├── test12.sv │ │ ├── test12_expected.sv │ │ ├── test13.sv │ │ ├── test13_expected.sv │ │ ├── test13_ignore_expected.sv │ │ ├── test2.sv │ │ ├── test2_expected.sv │ │ ├── test3.sv │ │ ├── test3_expected.sv │ │ ├── test3_indent_expected.sv │ │ ├── test6.sv │ │ ├── test6_expected.sv │ │ ├── test7.sv │ │ ├── test7_expected.sv │ │ ├── test9.sv │ │ ├── test9_expected.sv │ │ ├── typedef.sv │ │ └── typedef_exp.sv └── verilogutil_test.py ├── ucf.tmLanguage ├── ucf.tmPreferences ├── verilog_align.py ├── verilog_completion.py ├── verilog_module.py ├── verilog_navigation.py └── verilogutil ├── __init__.py ├── sublimeutil.py ├── verilog_beautifier.py └── verilogutil.py /.gitignore: -------------------------------------------------------------------------------- 1 | *.pyc -------------------------------------------------------------------------------- /.hgignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/.hgignore -------------------------------------------------------------------------------- /.hgtags: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/.hgtags -------------------------------------------------------------------------------- /Default.sublime-commands: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Default.sublime-commands -------------------------------------------------------------------------------- /Default.sublime-keymap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Default.sublime-keymap -------------------------------------------------------------------------------- /Find Results SV.hidden-tmLanguage: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Find Results SV.hidden-tmLanguage -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/LICENSE -------------------------------------------------------------------------------- /Main.sublime-menu: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Main.sublime-menu -------------------------------------------------------------------------------- /ReferenceList.tmPreferences: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/ReferenceList.tmPreferences -------------------------------------------------------------------------------- /Snippets/begin-end.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/begin-end.sublime-snippet -------------------------------------------------------------------------------- /Snippets/case.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/case.sublime-snippet -------------------------------------------------------------------------------- /Snippets/class.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/class.sublime-snippet -------------------------------------------------------------------------------- /Snippets/class_uvm.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/class_uvm.sublime-snippet -------------------------------------------------------------------------------- /Snippets/comment_box.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/comment_box.sublime-snippet -------------------------------------------------------------------------------- /Snippets/constraint.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/constraint.sublime-snippet -------------------------------------------------------------------------------- /Snippets/covergroup.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/covergroup.sublime-snippet -------------------------------------------------------------------------------- /Snippets/for-loop.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/for-loop.sublime-snippet -------------------------------------------------------------------------------- /Snippets/function.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/function.sublime-snippet -------------------------------------------------------------------------------- /Snippets/if.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/if.sublime-snippet -------------------------------------------------------------------------------- /Snippets/interface.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/interface.sublime-snippet -------------------------------------------------------------------------------- /Snippets/module.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/module.sublime-snippet -------------------------------------------------------------------------------- /Snippets/package.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/package.sublime-snippet -------------------------------------------------------------------------------- /Snippets/task.sublime-snippet: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Snippets/task.sublime-snippet -------------------------------------------------------------------------------- /Symbol List.tmPreferences: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/Symbol List.tmPreferences -------------------------------------------------------------------------------- /SystemVerilog.sublime-settings: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/SystemVerilog.sublime-settings -------------------------------------------------------------------------------- /SystemVerilog.sublime-syntax: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/SystemVerilog.sublime-syntax -------------------------------------------------------------------------------- /SystemVerilog.tmLanguage: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/SystemVerilog.tmLanguage -------------------------------------------------------------------------------- /SystemVerilog.tmPreferences: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/SystemVerilog.tmPreferences -------------------------------------------------------------------------------- /__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /beginend.sublime-macro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/beginend.sublime-macro -------------------------------------------------------------------------------- /bitbucket-pipelines.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/bitbucket-pipelines.yml -------------------------------------------------------------------------------- /color_scheme_util/comments.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/color_scheme_util/comments.py -------------------------------------------------------------------------------- /color_scheme_util/json.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/color_scheme_util/json.py -------------------------------------------------------------------------------- /color_scheme_util/rgba.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/color_scheme_util/rgba.py -------------------------------------------------------------------------------- /color_scheme_util/st_color_scheme_matcher.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/color_scheme_util/st_color_scheme_matcher.py -------------------------------------------------------------------------------- /color_scheme_util/x11colors.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/color_scheme_util/x11colors.py -------------------------------------------------------------------------------- /debug/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /debug/deploy_config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/deploy_config.py -------------------------------------------------------------------------------- /debug/deploy_unzipped.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/deploy_unzipped.py -------------------------------------------------------------------------------- /debug/deploy_zipped.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/deploy_zipped.py -------------------------------------------------------------------------------- /debug/undeploy_unzipped.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/undeploy_unzipped.py -------------------------------------------------------------------------------- /debug/undeploy_zipped.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/undeploy_zipped.py -------------------------------------------------------------------------------- /debug/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/debug/util.py -------------------------------------------------------------------------------- /messages.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages.json -------------------------------------------------------------------------------- /messages/1.0.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.0.0.txt -------------------------------------------------------------------------------- /messages/1.0.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.0.1.txt -------------------------------------------------------------------------------- /messages/1.0.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.0.2.txt -------------------------------------------------------------------------------- /messages/1.1.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.0.txt -------------------------------------------------------------------------------- /messages/1.1.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.1.txt -------------------------------------------------------------------------------- /messages/1.1.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.2.txt -------------------------------------------------------------------------------- /messages/1.1.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.3.txt -------------------------------------------------------------------------------- /messages/1.1.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.4.txt -------------------------------------------------------------------------------- /messages/1.1.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.5.txt -------------------------------------------------------------------------------- /messages/1.1.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.6.txt -------------------------------------------------------------------------------- /messages/1.1.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.7.txt -------------------------------------------------------------------------------- /messages/1.1.8.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.1.8.txt -------------------------------------------------------------------------------- /messages/1.10.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.10.0.txt -------------------------------------------------------------------------------- /messages/1.10.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.10.1.txt -------------------------------------------------------------------------------- /messages/1.10.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.10.2.txt -------------------------------------------------------------------------------- /messages/1.10.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.10.3.txt -------------------------------------------------------------------------------- /messages/1.10.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.10.4.txt -------------------------------------------------------------------------------- /messages/1.11.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.11.0.txt -------------------------------------------------------------------------------- /messages/1.11.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.11.1.txt -------------------------------------------------------------------------------- /messages/1.11.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.11.2.txt -------------------------------------------------------------------------------- /messages/1.11.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.11.3.txt -------------------------------------------------------------------------------- /messages/1.12.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.12.0.txt -------------------------------------------------------------------------------- /messages/1.12.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.12.1.txt -------------------------------------------------------------------------------- /messages/1.12.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.12.2.txt -------------------------------------------------------------------------------- /messages/1.12.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.12.3.txt -------------------------------------------------------------------------------- /messages/1.13.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.0.txt -------------------------------------------------------------------------------- /messages/1.13.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.1.txt -------------------------------------------------------------------------------- /messages/1.13.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.2.txt -------------------------------------------------------------------------------- /messages/1.13.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.3.txt -------------------------------------------------------------------------------- /messages/1.13.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.4.txt -------------------------------------------------------------------------------- /messages/1.13.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.13.5.txt -------------------------------------------------------------------------------- /messages/1.14.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.14.0.txt -------------------------------------------------------------------------------- /messages/1.14.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.14.1.txt -------------------------------------------------------------------------------- /messages/1.14.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.14.2.txt -------------------------------------------------------------------------------- /messages/1.15.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.15.0.txt -------------------------------------------------------------------------------- /messages/1.15.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.15.1.txt -------------------------------------------------------------------------------- /messages/1.15.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.15.2.txt -------------------------------------------------------------------------------- /messages/1.2.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.2.0.txt -------------------------------------------------------------------------------- /messages/1.3.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.3.0.txt -------------------------------------------------------------------------------- /messages/1.3.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.3.1.txt -------------------------------------------------------------------------------- /messages/1.3.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.3.2.txt -------------------------------------------------------------------------------- /messages/1.3.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.3.3.txt -------------------------------------------------------------------------------- /messages/1.3.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.3.4.txt -------------------------------------------------------------------------------- /messages/1.4.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.4.0.txt -------------------------------------------------------------------------------- /messages/1.4.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.4.1.txt -------------------------------------------------------------------------------- /messages/1.5.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.5.0.txt -------------------------------------------------------------------------------- /messages/1.6.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.6.0.txt -------------------------------------------------------------------------------- /messages/1.6.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.6.1.txt -------------------------------------------------------------------------------- /messages/1.6.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.6.2.txt -------------------------------------------------------------------------------- /messages/1.6.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.6.3.txt -------------------------------------------------------------------------------- /messages/1.7.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.7.0.txt -------------------------------------------------------------------------------- /messages/1.7.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.7.1.txt -------------------------------------------------------------------------------- /messages/1.7.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.7.2.txt -------------------------------------------------------------------------------- /messages/1.7.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.7.3.txt -------------------------------------------------------------------------------- /messages/1.8.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.8.0.txt -------------------------------------------------------------------------------- /messages/1.9.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/1.9.0.txt -------------------------------------------------------------------------------- /messages/2.0.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.0.0.txt -------------------------------------------------------------------------------- /messages/2.1.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.1.0.txt -------------------------------------------------------------------------------- /messages/2.1.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.1.1.txt -------------------------------------------------------------------------------- /messages/2.1.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.1.2.txt -------------------------------------------------------------------------------- /messages/2.1.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.1.3.txt -------------------------------------------------------------------------------- /messages/2.10.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.10.0.txt -------------------------------------------------------------------------------- /messages/2.10.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.10.1.txt -------------------------------------------------------------------------------- /messages/2.10.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.10.2.txt -------------------------------------------------------------------------------- /messages/2.10.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.10.3.txt -------------------------------------------------------------------------------- /messages/2.10.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.10.4.txt -------------------------------------------------------------------------------- /messages/2.11.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.11.0.txt -------------------------------------------------------------------------------- /messages/2.11.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.11.1.txt -------------------------------------------------------------------------------- /messages/2.11.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.11.2.txt -------------------------------------------------------------------------------- /messages/2.12.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.12.0.txt -------------------------------------------------------------------------------- /messages/2.12.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.12.1.txt -------------------------------------------------------------------------------- /messages/2.13.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.13.0.txt -------------------------------------------------------------------------------- /messages/2.13.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.13.1.txt -------------------------------------------------------------------------------- /messages/2.14.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.0.txt -------------------------------------------------------------------------------- /messages/2.14.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.1.txt -------------------------------------------------------------------------------- /messages/2.14.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.2.txt -------------------------------------------------------------------------------- /messages/2.14.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.3.txt -------------------------------------------------------------------------------- /messages/2.14.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.4.txt -------------------------------------------------------------------------------- /messages/2.14.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.5.txt -------------------------------------------------------------------------------- /messages/2.14.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.14.6.txt -------------------------------------------------------------------------------- /messages/2.15.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.0.txt -------------------------------------------------------------------------------- /messages/2.15.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.1.txt -------------------------------------------------------------------------------- /messages/2.15.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.2.txt -------------------------------------------------------------------------------- /messages/2.15.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.3.txt -------------------------------------------------------------------------------- /messages/2.15.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.4.txt -------------------------------------------------------------------------------- /messages/2.15.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.5.txt -------------------------------------------------------------------------------- /messages/2.15.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.6.txt -------------------------------------------------------------------------------- /messages/2.15.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.15.7.txt -------------------------------------------------------------------------------- /messages/2.16.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.16.0.txt -------------------------------------------------------------------------------- /messages/2.17.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.17.0.txt -------------------------------------------------------------------------------- /messages/2.17.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.17.1.txt -------------------------------------------------------------------------------- /messages/2.17.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.17.2.txt -------------------------------------------------------------------------------- /messages/2.18.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.18.0.txt -------------------------------------------------------------------------------- /messages/2.18.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.18.1.txt -------------------------------------------------------------------------------- /messages/2.18.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.18.2.txt -------------------------------------------------------------------------------- /messages/2.19.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.19.0.txt -------------------------------------------------------------------------------- /messages/2.19.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.19.1.txt -------------------------------------------------------------------------------- /messages/2.2.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.2.0.txt -------------------------------------------------------------------------------- /messages/2.20.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.20.0.txt -------------------------------------------------------------------------------- /messages/2.20.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.20.1.txt -------------------------------------------------------------------------------- /messages/2.20.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.20.2.txt -------------------------------------------------------------------------------- /messages/2.20.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.20.3.txt -------------------------------------------------------------------------------- /messages/2.21.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.0.txt -------------------------------------------------------------------------------- /messages/2.21.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.1.txt -------------------------------------------------------------------------------- /messages/2.21.10.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.10.txt -------------------------------------------------------------------------------- /messages/2.21.11.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.11.txt -------------------------------------------------------------------------------- /messages/2.21.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.2.txt -------------------------------------------------------------------------------- /messages/2.21.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.3.txt -------------------------------------------------------------------------------- /messages/2.21.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.4.txt -------------------------------------------------------------------------------- /messages/2.21.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.5.txt -------------------------------------------------------------------------------- /messages/2.21.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.6.txt -------------------------------------------------------------------------------- /messages/2.21.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.7.txt -------------------------------------------------------------------------------- /messages/2.21.8.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.8.txt -------------------------------------------------------------------------------- /messages/2.21.9.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.21.9.txt -------------------------------------------------------------------------------- /messages/2.22.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.22.0.txt -------------------------------------------------------------------------------- /messages/2.22.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.22.1.txt -------------------------------------------------------------------------------- /messages/2.22.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.22.2.txt -------------------------------------------------------------------------------- /messages/2.22.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.22.3.txt -------------------------------------------------------------------------------- /messages/2.23.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.0.txt -------------------------------------------------------------------------------- /messages/2.23.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.1.txt -------------------------------------------------------------------------------- /messages/2.23.10.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.10.txt -------------------------------------------------------------------------------- /messages/2.23.11.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.11.txt -------------------------------------------------------------------------------- /messages/2.23.12.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.12.txt -------------------------------------------------------------------------------- /messages/2.23.13.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.13.txt -------------------------------------------------------------------------------- /messages/2.23.15.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.15.txt -------------------------------------------------------------------------------- /messages/2.23.16.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.16.txt -------------------------------------------------------------------------------- /messages/2.23.17.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.17.txt -------------------------------------------------------------------------------- /messages/2.23.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.2.txt -------------------------------------------------------------------------------- /messages/2.23.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.3.txt -------------------------------------------------------------------------------- /messages/2.23.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.4.txt -------------------------------------------------------------------------------- /messages/2.23.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.5.txt -------------------------------------------------------------------------------- /messages/2.23.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.6.txt -------------------------------------------------------------------------------- /messages/2.23.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.7.txt -------------------------------------------------------------------------------- /messages/2.23.8.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.8.txt -------------------------------------------------------------------------------- /messages/2.23.9.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.23.9.txt -------------------------------------------------------------------------------- /messages/2.3.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.3.0.txt -------------------------------------------------------------------------------- /messages/2.3.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.3.1.txt -------------------------------------------------------------------------------- /messages/2.3.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.3.2.txt -------------------------------------------------------------------------------- /messages/2.4.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.4.0.txt -------------------------------------------------------------------------------- /messages/2.4.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.4.1.txt -------------------------------------------------------------------------------- /messages/2.4.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.4.2.txt -------------------------------------------------------------------------------- /messages/2.4.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.4.3.txt -------------------------------------------------------------------------------- /messages/2.5.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.5.0.txt -------------------------------------------------------------------------------- /messages/2.5.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.5.1.txt -------------------------------------------------------------------------------- /messages/2.6.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.0.txt -------------------------------------------------------------------------------- /messages/2.6.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.1.txt -------------------------------------------------------------------------------- /messages/2.6.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.2.txt -------------------------------------------------------------------------------- /messages/2.6.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.3.txt -------------------------------------------------------------------------------- /messages/2.6.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.4.txt -------------------------------------------------------------------------------- /messages/2.6.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.5.txt -------------------------------------------------------------------------------- /messages/2.6.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.6.txt -------------------------------------------------------------------------------- /messages/2.6.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.7.txt -------------------------------------------------------------------------------- /messages/2.6.8.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.6.8.txt -------------------------------------------------------------------------------- /messages/2.7.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.7.0.txt -------------------------------------------------------------------------------- /messages/2.7.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.7.1.txt -------------------------------------------------------------------------------- /messages/2.7.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.7.2.txt -------------------------------------------------------------------------------- /messages/2.8.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.0.txt -------------------------------------------------------------------------------- /messages/2.8.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.1.txt -------------------------------------------------------------------------------- /messages/2.8.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.2.txt -------------------------------------------------------------------------------- /messages/2.8.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.3.txt -------------------------------------------------------------------------------- /messages/2.8.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.4.txt -------------------------------------------------------------------------------- /messages/2.8.5.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.5.txt -------------------------------------------------------------------------------- /messages/2.8.6.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.6.txt -------------------------------------------------------------------------------- /messages/2.8.7.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.7.txt -------------------------------------------------------------------------------- /messages/2.8.8.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.8.txt -------------------------------------------------------------------------------- /messages/2.8.9.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.8.9.txt -------------------------------------------------------------------------------- /messages/2.9.0.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.9.0.txt -------------------------------------------------------------------------------- /messages/2.9.1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.9.1.txt -------------------------------------------------------------------------------- /messages/2.9.2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.9.2.txt -------------------------------------------------------------------------------- /messages/2.9.3.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.9.3.txt -------------------------------------------------------------------------------- /messages/2.9.4.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/messages/2.9.4.txt -------------------------------------------------------------------------------- /navbar.sublime-syntax: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/navbar.sublime-syntax -------------------------------------------------------------------------------- /readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/readme.md -------------------------------------------------------------------------------- /syntax_test_SystemVerilog.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/syntax_test_SystemVerilog.sv -------------------------------------------------------------------------------- /test/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /test/main.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/main.py -------------------------------------------------------------------------------- /test/verilog_beautifier_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilog_beautifier_test.py -------------------------------------------------------------------------------- /test/verilogutil_data/clean_comment_data/test0.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/clean_comment_data/test0.json -------------------------------------------------------------------------------- /test/verilogutil_data/clean_comment_data/test0.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/clean_comment_data/test0.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test0.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test0.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test0.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test0.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test1.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test1.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test1.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test10.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test10.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test10.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test10.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test11.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test11.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test11.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test11.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test2.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test2.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test2.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test2.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test3.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test3.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test3.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test3.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test4.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test4.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test4.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test5.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test5.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test5.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test5.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test6.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test6.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test6.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test6.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test7.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test7.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test7.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test7.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test8.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test8.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test8.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test9.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test9.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test9.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test9.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test_module_usertype.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test_module_usertype.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_module_data/test_module_usertype.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_module_data/test_module_usertype.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/decl.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/decl.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/decl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/decl.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/function.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/function.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/function.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/function.sv -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/struct.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/struct.json -------------------------------------------------------------------------------- /test/verilogutil_data/parse_package/struct.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/parse_package/struct.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/always_nobegin.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/always_nobegin.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/always_nobegin_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/always_nobegin_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/assertion.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/assertion.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/assertion_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/assertion_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/cstyle_array.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/cstyle_array.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/cstyle_array_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/cstyle_array_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/extern.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/extern.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/generate.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/generate.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/generate_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/generate_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/instance.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/instance.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/instance_no_align.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/instance_no_align.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/macro.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/macro.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/macro_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/macro_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/modport.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/modport.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_decl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_decl.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_decl_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_decl_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_import.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_import.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_import_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_import_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_param.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_param.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/module_param_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/module_param_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/param.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/param.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/param_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/param_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/port_array.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/port_array.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/port_array_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/port_array_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test0.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test0.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test0_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test0_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test0_tab_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test0_tab_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test10.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test10.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test10_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test10_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test11.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test11.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test11_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test11_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test11_strip_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test11_strip_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test12.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test12.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test12_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test12_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test13.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test13.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test13_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test13_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test13_ignore_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test13_ignore_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test2.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test2.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test2_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test2_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test3.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test3.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test3_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test3_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test3_indent_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test3_indent_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test6.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test6.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test6_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test6_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test7.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test7.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test7_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test7_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test9.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test9.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/test9_expected.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/test9_expected.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/typedef.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/typedef.sv -------------------------------------------------------------------------------- /test/verilogutil_data/verilog_beautifier/typedef_exp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_data/verilog_beautifier/typedef_exp.sv -------------------------------------------------------------------------------- /test/verilogutil_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/test/verilogutil_test.py -------------------------------------------------------------------------------- /ucf.tmLanguage: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/ucf.tmLanguage -------------------------------------------------------------------------------- /ucf.tmPreferences: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/ucf.tmPreferences -------------------------------------------------------------------------------- /verilog_align.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilog_align.py -------------------------------------------------------------------------------- /verilog_completion.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilog_completion.py -------------------------------------------------------------------------------- /verilog_module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilog_module.py -------------------------------------------------------------------------------- /verilog_navigation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilog_navigation.py -------------------------------------------------------------------------------- /verilogutil/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /verilogutil/sublimeutil.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilogutil/sublimeutil.py -------------------------------------------------------------------------------- /verilogutil/verilog_beautifier.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilogutil/verilog_beautifier.py -------------------------------------------------------------------------------- /verilogutil/verilogutil.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/TheClams/SystemVerilog/HEAD/verilogutil/verilogutil.py --------------------------------------------------------------------------------