├── .gitattributes ├── .gitignore ├── README.txt ├── bin2mif.pl ├── bin2txt.pl ├── blogpce.txt ├── data ├── sat.mif ├── sat_zero.mif ├── vce.mif ├── vce_zero.mif └── voltab.mif ├── sim ├── cputest.do ├── flash.txt ├── flash_ball.txt ├── flash_ball_org.txt ├── pce.do ├── sram_dbg.out ├── vdc.do ├── vram.txt ├── vram_ball.txt └── vram_zero.txt ├── soft ├── _ball │ ├── BALL.ASM │ ├── BALL.PCX │ ├── BALL.lst │ ├── BALL.pce │ ├── _notes.txt │ ├── ball.txt │ ├── ball_rd.pce │ └── go.bat ├── _cputest │ ├── TEST.ASM │ ├── TEST.lst │ ├── TEST.pce │ └── go.bat ├── _sound │ ├── go.bat │ ├── sound.asm │ ├── sound.lst │ └── sound.pce ├── mednafen_patch │ └── vdc.cpp ├── mkit251 │ ├── DEMOS │ │ ├── INDEX.TXT │ │ └── PCE │ │ │ ├── BALL │ │ │ ├── BALL.ASM │ │ │ ├── BALL.PCE │ │ │ └── BALL.PCX │ │ │ ├── GAMELIFE │ │ │ ├── GAMELIFE.ASM │ │ │ └── GAMELIFE.PCE │ │ │ ├── INDEX.TXT │ │ │ ├── MML │ │ │ ├── MML.ASM │ │ │ └── MML.PCE │ │ │ ├── SAMPLES │ │ │ ├── SAMPLE1.ASM │ │ │ ├── SAMPLE1.PCE │ │ │ ├── SAMPLE2.ASM │ │ │ └── SAMPLE2.PCE │ │ │ ├── SLIDSHOW │ │ │ ├── SLIDSHOW.ASM │ │ │ ├── SLIDSHOW.PCE │ │ │ ├── TETRIS1.PCX │ │ │ ├── TETRIS2.PCX │ │ │ ├── TETRIS3.PCX │ │ │ └── TETRIS4.PCX │ │ │ ├── STARWAVE │ │ │ ├── BLOCK.PCX │ │ │ ├── DEMO.ASM │ │ │ ├── DEMO.PCE │ │ │ └── SIN.INC │ │ │ └── WALKER │ │ │ ├── WALKER.ASM │ │ │ ├── WALKER.PCE │ │ │ └── WALKER5.PCX │ ├── DOC │ │ ├── INDEX.TXT │ │ ├── NES │ │ │ ├── CPU_INST.TXT │ │ │ ├── HISTORY.TXT │ │ │ ├── INDEX.TXT │ │ │ ├── NESHDR20.TXT │ │ │ └── USAGE.TXT │ │ └── PCE │ │ │ ├── concepts.txt │ │ │ ├── cpu.txt │ │ │ ├── cpu_inst.txt │ │ │ ├── history.txt │ │ │ ├── index.txt │ │ │ ├── library.txt │ │ │ ├── psg.txt │ │ │ ├── sprites.txt │ │ │ ├── usage.txt │ │ │ ├── vce.txt │ │ │ └── vdc.txt │ ├── FILE_ID.DIZ │ ├── INCLUDE │ │ └── PCE │ │ │ ├── DEVELO.INC │ │ │ ├── EQU.INC │ │ │ ├── FONT.INC │ │ │ ├── FUNC.INC │ │ │ ├── LIBRARY.ASM │ │ │ ├── LIBRARY.INC │ │ │ ├── MACRO.INC │ │ │ ├── MATH.ASM │ │ │ ├── SCROLL.ASM │ │ │ ├── SOUND.ASM │ │ │ ├── SPRITES.INC │ │ │ ├── STANDARD.INC │ │ │ ├── STARTUP.ASM │ │ │ ├── STARTUP.INC │ │ │ ├── SYSTEM.INC │ │ │ └── VDC.INC │ ├── INDEX.TXT │ ├── README.TXT │ └── SRC │ │ ├── AS │ │ ├── ASSEMBLE.C │ │ ├── CODE.C │ │ ├── COMMAND.C │ │ ├── CRC.C │ │ ├── DEFS.H │ │ ├── EXPR.C │ │ ├── EXPR.H │ │ ├── EXTERNS.H │ │ ├── FUNC.C │ │ ├── INPUT.C │ │ ├── INST.H │ │ ├── MACRO.C │ │ ├── MAIN.C │ │ ├── MAKEFILE │ │ ├── MAP.C │ │ ├── MML.C │ │ ├── NES.C │ │ ├── NES.H │ │ ├── OUTPUT.C │ │ ├── PCE.C │ │ ├── PCE.H │ │ ├── PCX.C │ │ ├── PROC.C │ │ ├── PROTOS.H │ │ ├── SYMBOL.C │ │ └── VARS.H │ │ ├── DEVELO │ │ ├── DEVELO.H │ │ ├── EXECMX.C │ │ ├── GETROM.C │ │ ├── LIB │ │ │ ├── COMMAND.C │ │ │ ├── CRC16.H │ │ │ ├── DEVELO.H │ │ │ ├── ERROR.C │ │ │ ├── INIT.C │ │ │ ├── MAKEFILE │ │ │ ├── MX.C │ │ │ ├── SLAVE.C │ │ │ └── XFER.C │ │ ├── MAKEFILE │ │ └── PERUN.C │ │ └── INDEX.TXT └── pceren │ ├── b94.bin │ ├── b94.bmp │ ├── ball.bin │ ├── ball.bmp │ ├── flash.txt │ ├── go.bat │ ├── kungfu.bin │ ├── kungfu.bmp │ ├── kungfu2.bin │ ├── kungfu2.bmp │ ├── mc.bin │ ├── mc.bmp │ ├── out.bmp │ ├── out.txt │ ├── out2.txt │ ├── pceren.c │ ├── pceren.exe │ ├── regs.vhd │ ├── sat.mif │ ├── types.h │ ├── vce.mif │ ├── vid.bat │ ├── vid00000.bmp │ ├── vid00001.bmp │ ├── vid00002.bmp │ ├── vid00003.bmp │ ├── vid00004.bmp │ ├── vid00005.bmp │ ├── vid00006.bmp │ ├── vid00007.bmp │ ├── vid00008.bmp │ ├── vid00009.bmp │ ├── vid00010.bmp │ ├── vid00011.bmp │ ├── vid2bmp.c │ ├── vid2bmp.exe │ ├── volt.bat │ ├── volt.txt │ ├── voltab.c │ ├── voltab.exe │ ├── voltab.mif │ ├── vram.bin │ └── vram.txt ├── src ├── DE1_pin_assignments.csv ├── addFlag.pl ├── chameleon_old_sdram.vhd ├── colram.bsf ├── colram.qip ├── colram.vhd ├── colram_wave0.jpg ├── colram_waveforms.html ├── cpu65xx_e.vhd ├── cpu65xx_fast.vhd ├── cpu_status.txt ├── cputest_top.vhd ├── cputest_top_tb.vhd ├── flash_sim.vhd ├── g00_audio_interface.vhd ├── g00_audio_interface_org.vhd ├── g00_tb.vhd ├── hex.vhd ├── huc6260.vhd ├── huc6270.vhd ├── huc6280.vhd ├── linebuf.qip ├── linebuf.vhd ├── linebuf_wave0.jpg ├── linebuf_waveforms.html ├── pce_top.vhd ├── pce_top_tb.vhd ├── pll.ppf ├── pll.qip ├── pll.vhd ├── pll_sim.vhd ├── psg.vhd ├── ram.qip ├── ram.vhd ├── ram_wave0.jpg ├── ram_waveforms.html ├── satram.qip ├── satram.vhd ├── satram_wave0.jpg ├── satram_waveforms.html ├── scanline.qip ├── scanline.vhd ├── scanline_wave0.jpg ├── scanline_waveforms.html ├── sdram_controller.vhd ├── sdram_sim.vhd ├── sram_sim.vhd ├── vdc_top.vhd ├── vdc_top_tb.vhd ├── voltab.qip ├── voltab.vhd ├── voltab_wave0.jpg └── voltab_waveforms.html ├── syn ├── .sopc_builder │ ├── filters.xml │ └── preferences.xml ├── db │ ├── altsyncram_0go1.tdf │ ├── altsyncram_0oq1.tdf │ ├── altsyncram_1r71.tdf │ ├── altsyncram_5l52.tdf │ ├── altsyncram_9q72.tdf │ ├── altsyncram_ce73.tdf │ ├── altsyncram_pf52.tdf │ ├── altsyncram_u7a1.tdf │ ├── decode_1oa.tdf │ ├── decode_4oa.tdf │ ├── logic_util_heursitic.dat │ ├── mux_hib.tdf │ ├── mux_lib.tdf │ ├── pce_top.(0).cnf.cdb │ ├── pce_top.(0).cnf.hdb │ ├── pce_top.(1).cnf.cdb │ ├── pce_top.(1).cnf.hdb │ ├── pce_top.(10).cnf.cdb │ ├── pce_top.(10).cnf.hdb │ ├── pce_top.(11).cnf.cdb │ ├── pce_top.(11).cnf.hdb │ ├── pce_top.(12).cnf.cdb │ ├── pce_top.(12).cnf.hdb │ ├── pce_top.(13).cnf.cdb │ ├── pce_top.(13).cnf.hdb │ ├── pce_top.(14).cnf.cdb │ ├── pce_top.(14).cnf.hdb │ ├── pce_top.(15).cnf.cdb │ ├── pce_top.(15).cnf.hdb │ ├── pce_top.(16).cnf.cdb │ ├── pce_top.(16).cnf.hdb │ ├── pce_top.(17).cnf.cdb │ ├── pce_top.(17).cnf.hdb │ ├── pce_top.(18).cnf.cdb │ ├── pce_top.(18).cnf.hdb │ ├── pce_top.(19).cnf.cdb │ ├── pce_top.(19).cnf.hdb │ ├── pce_top.(2).cnf.cdb │ ├── pce_top.(2).cnf.hdb │ ├── pce_top.(20).cnf.cdb │ ├── pce_top.(20).cnf.hdb │ ├── pce_top.(21).cnf.cdb │ ├── pce_top.(21).cnf.hdb │ ├── pce_top.(22).cnf.cdb │ ├── pce_top.(22).cnf.hdb │ ├── pce_top.(23).cnf.cdb │ ├── pce_top.(23).cnf.hdb │ ├── pce_top.(24).cnf.cdb │ ├── pce_top.(24).cnf.hdb │ ├── pce_top.(25).cnf.cdb │ ├── pce_top.(25).cnf.hdb │ ├── pce_top.(26).cnf.cdb │ ├── pce_top.(26).cnf.hdb │ ├── pce_top.(27).cnf.cdb │ ├── pce_top.(27).cnf.hdb │ ├── pce_top.(28).cnf.cdb │ ├── pce_top.(28).cnf.hdb │ ├── pce_top.(29).cnf.cdb │ ├── pce_top.(29).cnf.hdb │ ├── pce_top.(3).cnf.cdb │ ├── pce_top.(3).cnf.hdb │ ├── pce_top.(30).cnf.cdb │ ├── pce_top.(30).cnf.hdb │ ├── pce_top.(31).cnf.cdb │ ├── pce_top.(31).cnf.hdb │ ├── pce_top.(32).cnf.cdb │ ├── pce_top.(32).cnf.hdb │ ├── pce_top.(33).cnf.cdb │ ├── pce_top.(33).cnf.hdb │ ├── pce_top.(34).cnf.cdb │ ├── pce_top.(34).cnf.hdb │ ├── pce_top.(35).cnf.cdb │ ├── pce_top.(35).cnf.hdb │ ├── pce_top.(36).cnf.cdb │ ├── pce_top.(36).cnf.hdb │ ├── pce_top.(37).cnf.cdb │ ├── pce_top.(37).cnf.hdb │ ├── pce_top.(38).cnf.cdb │ ├── pce_top.(38).cnf.hdb │ ├── pce_top.(39).cnf.cdb │ ├── pce_top.(39).cnf.hdb │ ├── pce_top.(4).cnf.cdb │ ├── pce_top.(4).cnf.hdb │ ├── pce_top.(5).cnf.cdb │ ├── pce_top.(5).cnf.hdb │ ├── pce_top.(6).cnf.cdb │ ├── pce_top.(6).cnf.hdb │ ├── pce_top.(7).cnf.cdb │ ├── pce_top.(7).cnf.hdb │ ├── pce_top.(8).cnf.cdb │ ├── pce_top.(8).cnf.hdb │ ├── pce_top.(9).cnf.cdb │ ├── pce_top.(9).cnf.hdb │ ├── pce_top.amm.cdb │ ├── pce_top.asm.qmsg │ ├── pce_top.asm.rdb │ ├── pce_top.asm_labs.ddb │ ├── pce_top.cbx.xml │ ├── pce_top.cmp.bpm │ ├── pce_top.cmp.cdb │ ├── pce_top.cmp.hdb │ ├── pce_top.cmp.kpt │ ├── pce_top.cmp.logdb │ ├── pce_top.cmp.rdb │ ├── pce_top.cmp0.ddb │ ├── pce_top.cmp1.ddb │ ├── pce_top.cmp2.ddb │ ├── pce_top.cmp_merge.kpt │ ├── pce_top.db_info │ ├── pce_top.fit.qmsg │ ├── pce_top.hier_info │ ├── pce_top.hif │ ├── pce_top.idb.cdb │ ├── pce_top.lpc.html │ ├── pce_top.lpc.rdb │ ├── pce_top.lpc.txt │ ├── pce_top.map.bpm │ ├── pce_top.map.cdb │ ├── pce_top.map.hdb │ ├── pce_top.map.kpt │ ├── pce_top.map.logdb │ ├── pce_top.map.qmsg │ ├── pce_top.map_bb.cdb │ ├── pce_top.map_bb.hdb │ ├── pce_top.map_bb.logdb │ ├── pce_top.pre_map.cdb │ ├── pce_top.pre_map.hdb │ ├── pce_top.root_partition.map.reg_db.cdb │ ├── pce_top.rtlv.hdb │ ├── pce_top.rtlv_sg.cdb │ ├── pce_top.rtlv_sg_swap.cdb │ ├── pce_top.sgdiff.cdb │ ├── pce_top.sgdiff.hdb │ ├── pce_top.sld_design_entry.sci │ ├── pce_top.sld_design_entry_dsc.sci │ ├── pce_top.smart_action.txt │ ├── pce_top.smp_dump.txt │ ├── pce_top.sta.qmsg │ ├── pce_top.sta.rdb │ ├── pce_top.sta_cmp.7_slow.tdb │ ├── pce_top.syn_hier_info │ ├── pce_top.tis_db_list.ddb │ ├── pce_top.tmw_info │ ├── prev_cmp_pce_top.asm.qmsg │ ├── prev_cmp_pce_top.fit.qmsg │ ├── prev_cmp_pce_top.map.qmsg │ ├── prev_cmp_pce_top.qmsg │ └── prev_cmp_pce_top.tan.qmsg ├── greybox_tmp │ └── cbx_args.txt ├── incremental_db │ ├── README │ └── compiled_partitions │ │ ├── pce_top.db_info │ │ ├── pce_top.root_partition.cmp.cdb │ │ ├── pce_top.root_partition.cmp.dfp │ │ ├── pce_top.root_partition.cmp.hdb │ │ ├── pce_top.root_partition.cmp.kpt │ │ ├── pce_top.root_partition.cmp.logdb │ │ ├── pce_top.root_partition.cmp.rcfdb │ │ ├── pce_top.root_partition.map.cdb │ │ ├── pce_top.root_partition.map.dpi │ │ ├── pce_top.root_partition.map.hbdb.cdb │ │ ├── pce_top.root_partition.map.hbdb.hb_info │ │ ├── pce_top.root_partition.map.hbdb.hdb │ │ ├── pce_top.root_partition.map.hbdb.sig │ │ ├── pce_top.root_partition.map.hdb │ │ ├── pce_top.root_partition.map.kpt │ │ └── pce_top.root_partition.merge_hb.atm ├── no_rev.tis_db_list.ddb ├── pce_top.asm.rpt ├── pce_top.cdf ├── pce_top.done ├── pce_top.fit.rpt ├── pce_top.fit.summary ├── pce_top.flow.rpt ├── pce_top.jdi ├── pce_top.map.rpt ├── pce_top.map.summary ├── pce_top.pin ├── pce_top.pof ├── pce_top.qpf ├── pce_top.qsf ├── pce_top.qws ├── pce_top.sdc_unused ├── pce_top.sof ├── pce_top.sta.rpt ├── pce_top.sta.summary ├── pce_top.tan.rpt ├── pce_top.tan.summary ├── pce_top_assignment_defaults.qdf ├── pll.qip └── sopc_builder_log.txt ├── syn_vdc ├── db │ ├── altsyncram_0go1.tdf │ ├── altsyncram_0oq1.tdf │ ├── altsyncram_5l52.tdf │ ├── altsyncram_9q72.tdf │ ├── logic_util_heursitic.dat │ ├── prev_cmp_vdc_top.asm.qmsg │ ├── prev_cmp_vdc_top.fit.qmsg │ ├── prev_cmp_vdc_top.map.qmsg │ ├── prev_cmp_vdc_top.qmsg │ ├── prev_cmp_vdc_top.tan.qmsg │ ├── vdc_top.(0).cnf.cdb │ ├── vdc_top.(0).cnf.hdb │ ├── vdc_top.(1).cnf.cdb │ ├── vdc_top.(1).cnf.hdb │ ├── vdc_top.(10).cnf.cdb │ ├── vdc_top.(10).cnf.hdb │ ├── vdc_top.(11).cnf.cdb │ ├── vdc_top.(11).cnf.hdb │ ├── vdc_top.(12).cnf.cdb │ ├── vdc_top.(12).cnf.hdb │ ├── vdc_top.(13).cnf.cdb │ ├── vdc_top.(13).cnf.hdb │ ├── vdc_top.(14).cnf.cdb │ ├── vdc_top.(14).cnf.hdb │ ├── vdc_top.(15).cnf.cdb │ ├── vdc_top.(15).cnf.hdb │ ├── vdc_top.(16).cnf.cdb │ ├── vdc_top.(16).cnf.hdb │ ├── vdc_top.(17).cnf.cdb │ ├── vdc_top.(17).cnf.hdb │ ├── vdc_top.(18).cnf.cdb │ ├── vdc_top.(18).cnf.hdb │ ├── vdc_top.(19).cnf.cdb │ ├── vdc_top.(19).cnf.hdb │ ├── vdc_top.(2).cnf.cdb │ ├── vdc_top.(2).cnf.hdb │ ├── vdc_top.(20).cnf.cdb │ ├── vdc_top.(20).cnf.hdb │ ├── vdc_top.(21).cnf.cdb │ ├── vdc_top.(21).cnf.hdb │ ├── vdc_top.(22).cnf.cdb │ ├── vdc_top.(22).cnf.hdb │ ├── vdc_top.(3).cnf.cdb │ ├── vdc_top.(3).cnf.hdb │ ├── vdc_top.(4).cnf.cdb │ ├── vdc_top.(4).cnf.hdb │ ├── vdc_top.(5).cnf.cdb │ ├── vdc_top.(5).cnf.hdb │ ├── vdc_top.(6).cnf.cdb │ ├── vdc_top.(6).cnf.hdb │ ├── vdc_top.(7).cnf.cdb │ ├── vdc_top.(7).cnf.hdb │ ├── vdc_top.(8).cnf.cdb │ ├── vdc_top.(8).cnf.hdb │ ├── vdc_top.(9).cnf.cdb │ ├── vdc_top.(9).cnf.hdb │ ├── vdc_top.asm.qmsg │ ├── vdc_top.asm.rdb │ ├── vdc_top.asm_labs.ddb │ ├── vdc_top.cbx.xml │ ├── vdc_top.cmp.bpm │ ├── vdc_top.cmp.cbp │ ├── vdc_top.cmp.cdb │ ├── vdc_top.cmp.ecobp │ ├── vdc_top.cmp.hdb │ ├── vdc_top.cmp.kpt │ ├── vdc_top.cmp.logdb │ ├── vdc_top.cmp.rdb │ ├── vdc_top.cmp.tdb │ ├── vdc_top.cmp0.ddb │ ├── vdc_top.cmp2.ddb │ ├── vdc_top.cmp_merge.kpt │ ├── vdc_top.db_info │ ├── vdc_top.eco.cdb │ ├── vdc_top.fit.qmsg │ ├── vdc_top.hier_info │ ├── vdc_top.hif │ ├── vdc_top.lpc.html │ ├── vdc_top.lpc.rdb │ ├── vdc_top.lpc.txt │ ├── vdc_top.map.bpm │ ├── vdc_top.map.cbp │ ├── vdc_top.map.cdb │ ├── vdc_top.map.ecobp │ ├── vdc_top.map.hdb │ ├── vdc_top.map.kpt │ ├── vdc_top.map.logdb │ ├── vdc_top.map.qmsg │ ├── vdc_top.map_bb.cdb │ ├── vdc_top.map_bb.hdb │ ├── vdc_top.map_bb.logdb │ ├── vdc_top.pre_map.cdb │ ├── vdc_top.pre_map.hdb │ ├── vdc_top.rtlv.hdb │ ├── vdc_top.rtlv_sg.cdb │ ├── vdc_top.rtlv_sg_swap.cdb │ ├── vdc_top.sgdiff.cdb │ ├── vdc_top.sgdiff.hdb │ ├── vdc_top.sld_design_entry.sci │ ├── vdc_top.sld_design_entry_dsc.sci │ ├── vdc_top.smart_action.txt │ ├── vdc_top.smp_dump.txt │ ├── vdc_top.syn_hier_info │ ├── vdc_top.tan.qmsg │ ├── vdc_top.tis_db_list.ddb │ └── vdc_top.tmw_info ├── incremental_db │ ├── README │ └── compiled_partitions │ │ ├── vdc_top.root_partition.cmp.cdb │ │ ├── vdc_top.root_partition.cmp.dfp │ │ ├── vdc_top.root_partition.cmp.hdb │ │ ├── vdc_top.root_partition.cmp.kpt │ │ ├── vdc_top.root_partition.cmp.logdb │ │ ├── vdc_top.root_partition.cmp.rcfdb │ │ ├── vdc_top.root_partition.cmp.re.rcfdb │ │ ├── vdc_top.root_partition.map.cdb │ │ ├── vdc_top.root_partition.map.dpi │ │ ├── vdc_top.root_partition.map.hdb │ │ ├── vdc_top.root_partition.map.kpt │ │ └── vdc_top.root_partition.merge_hb.atm ├── vdc_top.asm.rpt ├── vdc_top.done ├── vdc_top.dpf ├── vdc_top.fit.rpt ├── vdc_top.fit.summary ├── vdc_top.flow.rpt ├── vdc_top.map.rpt ├── vdc_top.map.summary ├── vdc_top.pin ├── vdc_top.pof ├── vdc_top.qpf ├── vdc_top.qsf ├── vdc_top.qws ├── vdc_top.sof ├── vdc_top.tan.rpt └── vdc_top.tan.summary └── utopiasoft.txt /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/.gitattributes -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/.gitignore -------------------------------------------------------------------------------- /README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/README.txt -------------------------------------------------------------------------------- /bin2mif.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/bin2mif.pl -------------------------------------------------------------------------------- /bin2txt.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/bin2txt.pl -------------------------------------------------------------------------------- /blogpce.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/blogpce.txt -------------------------------------------------------------------------------- /data/sat.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/data/sat.mif -------------------------------------------------------------------------------- /data/sat_zero.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/data/sat_zero.mif -------------------------------------------------------------------------------- /data/vce.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/data/vce.mif -------------------------------------------------------------------------------- /data/vce_zero.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/data/vce_zero.mif -------------------------------------------------------------------------------- /data/voltab.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/data/voltab.mif -------------------------------------------------------------------------------- /sim/cputest.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/cputest.do -------------------------------------------------------------------------------- /sim/flash.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/flash.txt -------------------------------------------------------------------------------- /sim/flash_ball.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/flash_ball.txt -------------------------------------------------------------------------------- /sim/flash_ball_org.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/flash_ball_org.txt -------------------------------------------------------------------------------- /sim/pce.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/pce.do -------------------------------------------------------------------------------- /sim/sram_dbg.out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sim/vdc.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/vdc.do -------------------------------------------------------------------------------- /sim/vram.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sim/vram_ball.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/sim/vram_ball.txt -------------------------------------------------------------------------------- /sim/vram_zero.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /soft/_ball/BALL.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/BALL.ASM -------------------------------------------------------------------------------- /soft/_ball/BALL.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/BALL.PCX -------------------------------------------------------------------------------- /soft/_ball/BALL.lst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/BALL.lst -------------------------------------------------------------------------------- /soft/_ball/BALL.pce: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/BALL.pce -------------------------------------------------------------------------------- /soft/_ball/_notes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/_notes.txt -------------------------------------------------------------------------------- /soft/_ball/ball.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/ball.txt -------------------------------------------------------------------------------- /soft/_ball/ball_rd.pce: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/ball_rd.pce -------------------------------------------------------------------------------- /soft/_ball/go.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_ball/go.bat -------------------------------------------------------------------------------- /soft/_cputest/TEST.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_cputest/TEST.ASM -------------------------------------------------------------------------------- /soft/_cputest/TEST.lst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_cputest/TEST.lst -------------------------------------------------------------------------------- /soft/_cputest/TEST.pce: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_cputest/TEST.pce -------------------------------------------------------------------------------- /soft/_cputest/go.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_cputest/go.bat -------------------------------------------------------------------------------- /soft/_sound/go.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_sound/go.bat -------------------------------------------------------------------------------- /soft/_sound/sound.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_sound/sound.asm -------------------------------------------------------------------------------- /soft/_sound/sound.lst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_sound/sound.lst -------------------------------------------------------------------------------- /soft/_sound/sound.pce: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/_sound/sound.pce -------------------------------------------------------------------------------- /soft/mednafen_patch/vdc.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mednafen_patch/vdc.cpp -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/INDEX.TXT -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/BALL/BALL.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/BALL/BALL.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/BALL/BALL.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/BALL/BALL.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/BALL/BALL.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/BALL/BALL.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/GAMELIFE/GAMELIFE.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/GAMELIFE/GAMELIFE.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/GAMELIFE/GAMELIFE.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/GAMELIFE/GAMELIFE.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/INDEX.TXT -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/MML/MML.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/MML/MML.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/MML/MML.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/MML/MML.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE1.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE1.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE1.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE1.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE2.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE2.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE2.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SAMPLES/SAMPLE2.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/SLIDSHOW.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/SLIDSHOW.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/SLIDSHOW.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/SLIDSHOW.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS1.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS1.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS2.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS2.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS3.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS3.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS4.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/SLIDSHOW/TETRIS4.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/STARWAVE/BLOCK.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/STARWAVE/BLOCK.PCX -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/STARWAVE/DEMO.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/STARWAVE/DEMO.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/STARWAVE/DEMO.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/STARWAVE/DEMO.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/STARWAVE/SIN.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/STARWAVE/SIN.INC -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/WALKER/WALKER.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/WALKER/WALKER.ASM -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/WALKER/WALKER.PCE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/WALKER/WALKER.PCE -------------------------------------------------------------------------------- /soft/mkit251/DEMOS/PCE/WALKER/WALKER5.PCX: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DEMOS/PCE/WALKER/WALKER5.PCX -------------------------------------------------------------------------------- /soft/mkit251/DOC/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/INDEX.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/NES/CPU_INST.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/NES/CPU_INST.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/NES/HISTORY.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/NES/HISTORY.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/NES/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/NES/INDEX.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/NES/NESHDR20.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/NES/NESHDR20.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/NES/USAGE.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/NES/USAGE.TXT -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/concepts.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/concepts.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/cpu.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/cpu.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/cpu_inst.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/cpu_inst.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/history.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/history.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/index.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/index.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/library.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/library.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/psg.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/psg.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/sprites.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/sprites.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/usage.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/usage.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/vce.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/vce.txt -------------------------------------------------------------------------------- /soft/mkit251/DOC/PCE/vdc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/DOC/PCE/vdc.txt -------------------------------------------------------------------------------- /soft/mkit251/FILE_ID.DIZ: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/FILE_ID.DIZ -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/DEVELO.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/DEVELO.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/EQU.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/EQU.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/FONT.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/FONT.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/FUNC.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/FUNC.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/LIBRARY.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/LIBRARY.ASM -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/LIBRARY.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/LIBRARY.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/MACRO.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/MACRO.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/MATH.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/MATH.ASM -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/SCROLL.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/SCROLL.ASM -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/SOUND.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/SOUND.ASM -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/SPRITES.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/SPRITES.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/STANDARD.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/STANDARD.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/STARTUP.ASM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/STARTUP.ASM -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/STARTUP.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/STARTUP.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/SYSTEM.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/SYSTEM.INC -------------------------------------------------------------------------------- /soft/mkit251/INCLUDE/PCE/VDC.INC: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INCLUDE/PCE/VDC.INC -------------------------------------------------------------------------------- /soft/mkit251/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/INDEX.TXT -------------------------------------------------------------------------------- /soft/mkit251/README.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/README.TXT -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/ASSEMBLE.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/ASSEMBLE.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/CODE.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/CODE.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/COMMAND.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/COMMAND.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/CRC.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/CRC.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/DEFS.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/DEFS.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/EXPR.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/EXPR.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/EXPR.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/EXPR.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/EXTERNS.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/EXTERNS.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/FUNC.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/FUNC.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/INPUT.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/INPUT.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/INST.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/INST.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/MACRO.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/MACRO.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/MAIN.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/MAIN.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/MAKEFILE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/MAKEFILE -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/MAP.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/MAP.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/MML.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/MML.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/NES.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/NES.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/NES.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/NES.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/OUTPUT.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/OUTPUT.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/PCE.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/PCE.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/PCE.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/PCE.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/PCX.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/PCX.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/PROC.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/PROC.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/PROTOS.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/PROTOS.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/SYMBOL.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/SYMBOL.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/AS/VARS.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/AS/VARS.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/DEVELO.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/DEVELO.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/EXECMX.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/EXECMX.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/GETROM.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/GETROM.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/COMMAND.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/COMMAND.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/CRC16.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/CRC16.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/DEVELO.H: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/DEVELO.H -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/ERROR.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/ERROR.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/INIT.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/INIT.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/MAKEFILE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/MAKEFILE -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/MX.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/MX.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/SLAVE.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/SLAVE.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/LIB/XFER.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/LIB/XFER.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/MAKEFILE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/MAKEFILE -------------------------------------------------------------------------------- /soft/mkit251/SRC/DEVELO/PERUN.C: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/DEVELO/PERUN.C -------------------------------------------------------------------------------- /soft/mkit251/SRC/INDEX.TXT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/mkit251/SRC/INDEX.TXT -------------------------------------------------------------------------------- /soft/pceren/b94.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/b94.bin -------------------------------------------------------------------------------- /soft/pceren/b94.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/b94.bmp -------------------------------------------------------------------------------- /soft/pceren/ball.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/ball.bin -------------------------------------------------------------------------------- /soft/pceren/ball.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/ball.bmp -------------------------------------------------------------------------------- /soft/pceren/flash.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/flash.txt -------------------------------------------------------------------------------- /soft/pceren/go.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/go.bat -------------------------------------------------------------------------------- /soft/pceren/kungfu.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/kungfu.bin -------------------------------------------------------------------------------- /soft/pceren/kungfu.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/kungfu.bmp -------------------------------------------------------------------------------- /soft/pceren/kungfu2.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/kungfu2.bin -------------------------------------------------------------------------------- /soft/pceren/kungfu2.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/kungfu2.bmp -------------------------------------------------------------------------------- /soft/pceren/mc.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/mc.bin -------------------------------------------------------------------------------- /soft/pceren/mc.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/mc.bmp -------------------------------------------------------------------------------- /soft/pceren/out.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/out.bmp -------------------------------------------------------------------------------- /soft/pceren/out.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/out.txt -------------------------------------------------------------------------------- /soft/pceren/out2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/out2.txt -------------------------------------------------------------------------------- /soft/pceren/pceren.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/pceren.c -------------------------------------------------------------------------------- /soft/pceren/pceren.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/pceren.exe -------------------------------------------------------------------------------- /soft/pceren/regs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/regs.vhd -------------------------------------------------------------------------------- /soft/pceren/sat.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/sat.mif -------------------------------------------------------------------------------- /soft/pceren/types.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/types.h -------------------------------------------------------------------------------- /soft/pceren/vce.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vce.mif -------------------------------------------------------------------------------- /soft/pceren/vid.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid.bat -------------------------------------------------------------------------------- /soft/pceren/vid00000.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00000.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00001.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00001.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00002.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00002.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00003.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00003.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00004.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00004.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00005.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00005.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00006.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00006.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00007.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00007.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00008.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00008.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00009.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00009.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00010.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00010.bmp -------------------------------------------------------------------------------- /soft/pceren/vid00011.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid00011.bmp -------------------------------------------------------------------------------- /soft/pceren/vid2bmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid2bmp.c -------------------------------------------------------------------------------- /soft/pceren/vid2bmp.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vid2bmp.exe -------------------------------------------------------------------------------- /soft/pceren/volt.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/volt.bat -------------------------------------------------------------------------------- /soft/pceren/volt.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/volt.txt -------------------------------------------------------------------------------- /soft/pceren/voltab.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/voltab.c -------------------------------------------------------------------------------- /soft/pceren/voltab.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/voltab.exe -------------------------------------------------------------------------------- /soft/pceren/voltab.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/voltab.mif -------------------------------------------------------------------------------- /soft/pceren/vram.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vram.bin -------------------------------------------------------------------------------- /soft/pceren/vram.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/soft/pceren/vram.txt -------------------------------------------------------------------------------- /src/DE1_pin_assignments.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/DE1_pin_assignments.csv -------------------------------------------------------------------------------- /src/addFlag.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/addFlag.pl -------------------------------------------------------------------------------- /src/chameleon_old_sdram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/chameleon_old_sdram.vhd -------------------------------------------------------------------------------- /src/colram.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/colram.bsf -------------------------------------------------------------------------------- /src/colram.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/colram.qip -------------------------------------------------------------------------------- /src/colram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/colram.vhd -------------------------------------------------------------------------------- /src/colram_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/colram_wave0.jpg -------------------------------------------------------------------------------- /src/colram_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/colram_waveforms.html -------------------------------------------------------------------------------- /src/cpu65xx_e.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/cpu65xx_e.vhd -------------------------------------------------------------------------------- /src/cpu65xx_fast.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/cpu65xx_fast.vhd -------------------------------------------------------------------------------- /src/cpu_status.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/cpu_status.txt -------------------------------------------------------------------------------- /src/cputest_top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/cputest_top.vhd -------------------------------------------------------------------------------- /src/cputest_top_tb.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/cputest_top_tb.vhd -------------------------------------------------------------------------------- /src/flash_sim.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/flash_sim.vhd -------------------------------------------------------------------------------- /src/g00_audio_interface.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/g00_audio_interface.vhd -------------------------------------------------------------------------------- /src/g00_audio_interface_org.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/g00_audio_interface_org.vhd -------------------------------------------------------------------------------- /src/g00_tb.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/g00_tb.vhd -------------------------------------------------------------------------------- /src/hex.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/hex.vhd -------------------------------------------------------------------------------- /src/huc6260.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/huc6260.vhd -------------------------------------------------------------------------------- /src/huc6270.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/huc6270.vhd -------------------------------------------------------------------------------- /src/huc6280.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/huc6280.vhd -------------------------------------------------------------------------------- /src/linebuf.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/linebuf.qip -------------------------------------------------------------------------------- /src/linebuf.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/linebuf.vhd -------------------------------------------------------------------------------- /src/linebuf_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/linebuf_wave0.jpg -------------------------------------------------------------------------------- /src/linebuf_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/linebuf_waveforms.html -------------------------------------------------------------------------------- /src/pce_top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pce_top.vhd -------------------------------------------------------------------------------- /src/pce_top_tb.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pce_top_tb.vhd -------------------------------------------------------------------------------- /src/pll.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pll.ppf -------------------------------------------------------------------------------- /src/pll.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pll.qip -------------------------------------------------------------------------------- /src/pll.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pll.vhd -------------------------------------------------------------------------------- /src/pll_sim.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/pll_sim.vhd -------------------------------------------------------------------------------- /src/psg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/psg.vhd -------------------------------------------------------------------------------- /src/ram.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/ram.qip -------------------------------------------------------------------------------- /src/ram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/ram.vhd -------------------------------------------------------------------------------- /src/ram_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/ram_wave0.jpg -------------------------------------------------------------------------------- /src/ram_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/ram_waveforms.html -------------------------------------------------------------------------------- /src/satram.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/satram.qip -------------------------------------------------------------------------------- /src/satram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/satram.vhd -------------------------------------------------------------------------------- /src/satram_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/satram_wave0.jpg -------------------------------------------------------------------------------- /src/satram_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/satram_waveforms.html -------------------------------------------------------------------------------- /src/scanline.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/scanline.qip -------------------------------------------------------------------------------- /src/scanline.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/scanline.vhd -------------------------------------------------------------------------------- /src/scanline_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/scanline_wave0.jpg -------------------------------------------------------------------------------- /src/scanline_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/scanline_waveforms.html -------------------------------------------------------------------------------- /src/sdram_controller.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/sdram_controller.vhd -------------------------------------------------------------------------------- /src/sdram_sim.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/sdram_sim.vhd -------------------------------------------------------------------------------- /src/sram_sim.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/sram_sim.vhd -------------------------------------------------------------------------------- /src/vdc_top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/vdc_top.vhd -------------------------------------------------------------------------------- /src/vdc_top_tb.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/vdc_top_tb.vhd -------------------------------------------------------------------------------- /src/voltab.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/voltab.qip -------------------------------------------------------------------------------- /src/voltab.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/voltab.vhd -------------------------------------------------------------------------------- /src/voltab_wave0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/voltab_wave0.jpg -------------------------------------------------------------------------------- /src/voltab_waveforms.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/src/voltab_waveforms.html -------------------------------------------------------------------------------- /syn/.sopc_builder/filters.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/.sopc_builder/filters.xml -------------------------------------------------------------------------------- /syn/.sopc_builder/preferences.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/.sopc_builder/preferences.xml -------------------------------------------------------------------------------- /syn/db/altsyncram_0go1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_0go1.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_0oq1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_0oq1.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_1r71.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_1r71.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_5l52.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_5l52.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_9q72.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_9q72.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_ce73.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_ce73.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_pf52.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_pf52.tdf -------------------------------------------------------------------------------- /syn/db/altsyncram_u7a1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/altsyncram_u7a1.tdf -------------------------------------------------------------------------------- /syn/db/decode_1oa.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/decode_1oa.tdf -------------------------------------------------------------------------------- /syn/db/decode_4oa.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/decode_4oa.tdf -------------------------------------------------------------------------------- /syn/db/logic_util_heursitic.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/logic_util_heursitic.dat -------------------------------------------------------------------------------- /syn/db/mux_hib.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/mux_hib.tdf -------------------------------------------------------------------------------- /syn/db/mux_lib.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/mux_lib.tdf -------------------------------------------------------------------------------- /syn/db/pce_top.(0).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(0).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(0).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(0).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(1).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(1).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(1).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(1).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(10).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(10).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(10).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(10).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(11).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(11).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(11).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(11).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(12).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(12).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(12).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(12).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(13).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(13).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(13).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(13).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(14).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(14).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(14).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(14).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(15).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(15).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(15).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(15).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(16).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(16).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(16).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(16).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(17).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(17).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(17).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(17).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(18).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(18).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(18).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(18).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(19).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(19).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(19).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(19).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(2).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(2).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(2).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(2).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(20).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(20).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(20).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(20).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(21).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(21).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(21).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(21).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(22).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(22).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(22).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(22).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(23).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(23).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(23).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(23).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(24).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(24).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(24).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(24).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(25).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(25).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(25).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(25).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(26).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(26).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(26).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(26).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(27).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(27).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(27).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(27).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(28).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(28).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(28).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(28).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(29).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(29).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(29).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(29).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(3).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(3).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(3).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(3).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(30).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(30).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(30).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(30).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(31).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(31).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(31).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(31).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(32).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(32).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(32).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(32).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(33).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(33).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(33).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(33).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(34).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(34).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(34).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(34).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(35).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(35).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(35).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(35).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(36).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(36).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(36).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(36).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(37).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(37).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(37).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(37).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(38).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(38).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(38).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(38).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(39).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(39).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(39).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(39).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(4).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(4).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(4).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(4).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(5).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(5).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(5).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(5).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(6).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(6).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(6).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(6).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(7).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(7).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(7).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(7).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(8).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(8).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(8).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(8).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.(9).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(9).cnf.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.(9).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.(9).cnf.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.amm.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.amm.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.asm.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.asm.qmsg -------------------------------------------------------------------------------- /syn/db/pce_top.asm.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.asm.rdb -------------------------------------------------------------------------------- /syn/db/pce_top.asm_labs.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.asm_labs.ddb -------------------------------------------------------------------------------- /syn/db/pce_top.cbx.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cbx.xml -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp.bpm -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp.kpt -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn/db/pce_top.cmp.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp.rdb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp0.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp0.ddb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp1.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp1.ddb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp2.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp2.ddb -------------------------------------------------------------------------------- /syn/db/pce_top.cmp_merge.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.cmp_merge.kpt -------------------------------------------------------------------------------- /syn/db/pce_top.db_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.db_info -------------------------------------------------------------------------------- /syn/db/pce_top.fit.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.fit.qmsg -------------------------------------------------------------------------------- /syn/db/pce_top.hier_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.hier_info -------------------------------------------------------------------------------- /syn/db/pce_top.hif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.hif -------------------------------------------------------------------------------- /syn/db/pce_top.idb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.idb.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.lpc.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.lpc.html -------------------------------------------------------------------------------- /syn/db/pce_top.lpc.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.lpc.rdb -------------------------------------------------------------------------------- /syn/db/pce_top.lpc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.lpc.txt -------------------------------------------------------------------------------- /syn/db/pce_top.map.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map.bpm -------------------------------------------------------------------------------- /syn/db/pce_top.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map.kpt -------------------------------------------------------------------------------- /syn/db/pce_top.map.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn/db/pce_top.map.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map.qmsg -------------------------------------------------------------------------------- /syn/db/pce_top.map_bb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map_bb.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.map_bb.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.map_bb.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.map_bb.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn/db/pce_top.pre_map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.pre_map.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.pre_map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.pre_map.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.root_partition.map.reg_db.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.root_partition.map.reg_db.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.rtlv.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.rtlv.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.rtlv_sg.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.rtlv_sg.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.rtlv_sg_swap.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.rtlv_sg_swap.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.sgdiff.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sgdiff.cdb -------------------------------------------------------------------------------- /syn/db/pce_top.sgdiff.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sgdiff.hdb -------------------------------------------------------------------------------- /syn/db/pce_top.sld_design_entry.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sld_design_entry.sci -------------------------------------------------------------------------------- /syn/db/pce_top.sld_design_entry_dsc.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sld_design_entry_dsc.sci -------------------------------------------------------------------------------- /syn/db/pce_top.smart_action.txt: -------------------------------------------------------------------------------- 1 | DONE 2 | -------------------------------------------------------------------------------- /syn/db/pce_top.smp_dump.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.smp_dump.txt -------------------------------------------------------------------------------- /syn/db/pce_top.sta.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sta.qmsg -------------------------------------------------------------------------------- /syn/db/pce_top.sta.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sta.rdb -------------------------------------------------------------------------------- /syn/db/pce_top.sta_cmp.7_slow.tdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.sta_cmp.7_slow.tdb -------------------------------------------------------------------------------- /syn/db/pce_top.syn_hier_info: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /syn/db/pce_top.tis_db_list.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.tis_db_list.ddb -------------------------------------------------------------------------------- /syn/db/pce_top.tmw_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/pce_top.tmw_info -------------------------------------------------------------------------------- /syn/db/prev_cmp_pce_top.asm.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/prev_cmp_pce_top.asm.qmsg -------------------------------------------------------------------------------- /syn/db/prev_cmp_pce_top.fit.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/prev_cmp_pce_top.fit.qmsg -------------------------------------------------------------------------------- /syn/db/prev_cmp_pce_top.map.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/prev_cmp_pce_top.map.qmsg -------------------------------------------------------------------------------- /syn/db/prev_cmp_pce_top.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/prev_cmp_pce_top.qmsg -------------------------------------------------------------------------------- /syn/db/prev_cmp_pce_top.tan.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/db/prev_cmp_pce_top.tan.qmsg -------------------------------------------------------------------------------- /syn/greybox_tmp/cbx_args.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/greybox_tmp/cbx_args.txt -------------------------------------------------------------------------------- /syn/incremental_db/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/README -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.db_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.db_info -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.cdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.dfp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.dfp -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.hdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.kpt -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.rcfdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.cmp.rcfdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.cdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.dpi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.dpi -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.cdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.hb_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.hb_info -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.hdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hbdb.sig: -------------------------------------------------------------------------------- 1 | 586df19d92fae978954d52dcd9485cb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.hdb -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.map.kpt -------------------------------------------------------------------------------- /syn/incremental_db/compiled_partitions/pce_top.root_partition.merge_hb.atm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/incremental_db/compiled_partitions/pce_top.root_partition.merge_hb.atm -------------------------------------------------------------------------------- /syn/no_rev.tis_db_list.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/no_rev.tis_db_list.ddb -------------------------------------------------------------------------------- /syn/pce_top.asm.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.asm.rpt -------------------------------------------------------------------------------- /syn/pce_top.cdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.cdf -------------------------------------------------------------------------------- /syn/pce_top.done: -------------------------------------------------------------------------------- 1 | Fri Feb 17 18:30:03 2012 2 | -------------------------------------------------------------------------------- /syn/pce_top.fit.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.fit.rpt -------------------------------------------------------------------------------- /syn/pce_top.fit.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.fit.summary -------------------------------------------------------------------------------- /syn/pce_top.flow.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.flow.rpt -------------------------------------------------------------------------------- /syn/pce_top.jdi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.jdi -------------------------------------------------------------------------------- /syn/pce_top.map.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.map.rpt -------------------------------------------------------------------------------- /syn/pce_top.map.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.map.summary -------------------------------------------------------------------------------- /syn/pce_top.pin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.pin -------------------------------------------------------------------------------- /syn/pce_top.pof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.pof -------------------------------------------------------------------------------- /syn/pce_top.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.qpf -------------------------------------------------------------------------------- /syn/pce_top.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.qsf -------------------------------------------------------------------------------- /syn/pce_top.qws: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.qws -------------------------------------------------------------------------------- /syn/pce_top.sdc_unused: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.sdc_unused -------------------------------------------------------------------------------- /syn/pce_top.sof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.sof -------------------------------------------------------------------------------- /syn/pce_top.sta.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.sta.rpt -------------------------------------------------------------------------------- /syn/pce_top.sta.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.sta.summary -------------------------------------------------------------------------------- /syn/pce_top.tan.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.tan.rpt -------------------------------------------------------------------------------- /syn/pce_top.tan.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top.tan.summary -------------------------------------------------------------------------------- /syn/pce_top_assignment_defaults.qdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn/pce_top_assignment_defaults.qdf -------------------------------------------------------------------------------- /syn/pll.qip: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /syn/sopc_builder_log.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /syn_vdc/db/altsyncram_0go1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/altsyncram_0go1.tdf -------------------------------------------------------------------------------- /syn_vdc/db/altsyncram_0oq1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/altsyncram_0oq1.tdf -------------------------------------------------------------------------------- /syn_vdc/db/altsyncram_5l52.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/altsyncram_5l52.tdf -------------------------------------------------------------------------------- /syn_vdc/db/altsyncram_9q72.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/altsyncram_9q72.tdf -------------------------------------------------------------------------------- /syn_vdc/db/logic_util_heursitic.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/logic_util_heursitic.dat -------------------------------------------------------------------------------- /syn_vdc/db/prev_cmp_vdc_top.asm.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/prev_cmp_vdc_top.asm.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/prev_cmp_vdc_top.fit.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/prev_cmp_vdc_top.fit.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/prev_cmp_vdc_top.map.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/prev_cmp_vdc_top.map.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/prev_cmp_vdc_top.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/prev_cmp_vdc_top.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/prev_cmp_vdc_top.tan.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/prev_cmp_vdc_top.tan.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(0).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(0).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(0).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(0).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(1).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(1).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(1).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(1).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(10).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(10).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(10).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(10).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(11).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(11).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(11).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(11).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(12).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(12).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(12).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(12).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(13).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(13).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(13).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(13).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(14).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(14).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(14).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(14).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(15).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(15).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(15).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(15).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(16).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(16).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(16).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(16).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(17).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(17).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(17).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(17).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(18).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(18).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(18).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(18).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(19).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(19).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(19).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(19).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(2).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(2).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(2).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(2).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(20).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(20).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(20).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(20).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(21).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(21).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(21).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(21).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(22).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(22).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(22).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(22).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(3).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(3).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(3).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(3).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(4).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(4).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(4).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(4).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(5).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(5).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(5).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(5).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(6).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(6).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(6).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(6).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(7).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(7).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(7).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(7).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(8).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(8).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(8).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(8).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(9).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(9).cnf.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.(9).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.(9).cnf.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.asm.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.asm.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.asm.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.asm.rdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.asm_labs.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.asm_labs.ddb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cbx.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cbx.xml -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.bpm -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.cbp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.cbp -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.ecobp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.ecobp -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.kpt -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.rdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp.tdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp.tdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp0.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp0.ddb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp2.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp2.ddb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.cmp_merge.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.cmp_merge.kpt -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.db_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.db_info -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.eco.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.eco.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.fit.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.fit.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.hier_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.hier_info -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.hif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.hif -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.lpc.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.lpc.html -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.lpc.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.lpc.rdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.lpc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.lpc.txt -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.bpm -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.cbp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.cbp -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.ecobp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.ecobp -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.kpt -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map_bb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map_bb.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map_bb.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.map_bb.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.map_bb.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.pre_map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.pre_map.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.pre_map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.pre_map.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.rtlv.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.rtlv.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.rtlv_sg.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.rtlv_sg.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.rtlv_sg_swap.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.rtlv_sg_swap.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.sgdiff.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.sgdiff.cdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.sgdiff.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.sgdiff.hdb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.sld_design_entry.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.sld_design_entry.sci -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.sld_design_entry_dsc.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.sld_design_entry_dsc.sci -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.smart_action.txt: -------------------------------------------------------------------------------- 1 | DONE 2 | -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.smp_dump.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.smp_dump.txt -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.syn_hier_info: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.tan.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.tan.qmsg -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.tis_db_list.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.tis_db_list.ddb -------------------------------------------------------------------------------- /syn_vdc/db/vdc_top.tmw_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/db/vdc_top.tmw_info -------------------------------------------------------------------------------- /syn_vdc/incremental_db/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/README -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.cdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.dfp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.dfp -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.hdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.kpt -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.rcfdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.rcfdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.re.rcfdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.cmp.re.rcfdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.cdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.dpi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.dpi -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.hdb -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.map.kpt -------------------------------------------------------------------------------- /syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.merge_hb.atm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/incremental_db/compiled_partitions/vdc_top.root_partition.merge_hb.atm -------------------------------------------------------------------------------- /syn_vdc/vdc_top.asm.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.asm.rpt -------------------------------------------------------------------------------- /syn_vdc/vdc_top.done: -------------------------------------------------------------------------------- 1 | Sat Apr 09 07:05:03 2011 2 | -------------------------------------------------------------------------------- /syn_vdc/vdc_top.dpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.dpf -------------------------------------------------------------------------------- /syn_vdc/vdc_top.fit.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.fit.rpt -------------------------------------------------------------------------------- /syn_vdc/vdc_top.fit.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.fit.summary -------------------------------------------------------------------------------- /syn_vdc/vdc_top.flow.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.flow.rpt -------------------------------------------------------------------------------- /syn_vdc/vdc_top.map.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.map.rpt -------------------------------------------------------------------------------- /syn_vdc/vdc_top.map.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.map.summary -------------------------------------------------------------------------------- /syn_vdc/vdc_top.pin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.pin -------------------------------------------------------------------------------- /syn_vdc/vdc_top.pof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.pof -------------------------------------------------------------------------------- /syn_vdc/vdc_top.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.qpf -------------------------------------------------------------------------------- /syn_vdc/vdc_top.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.qsf -------------------------------------------------------------------------------- /syn_vdc/vdc_top.qws: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.qws -------------------------------------------------------------------------------- /syn_vdc/vdc_top.sof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.sof -------------------------------------------------------------------------------- /syn_vdc/vdc_top.tan.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.tan.rpt -------------------------------------------------------------------------------- /syn_vdc/vdc_top.tan.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/syn_vdc/vdc_top.tan.summary -------------------------------------------------------------------------------- /utopiasoft.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Torlus/FPGAPCE/HEAD/utopiasoft.txt --------------------------------------------------------------------------------