├── .github └── workflows │ ├── format.yml │ ├── lint.yml │ └── test.yml ├── .gitignore ├── .verible-format-flags ├── .verible-lint-rules ├── Bender.lock ├── Bender.yml ├── README.md ├── requirements.txt ├── scripts └── format.sh ├── src ├── floating_point_adder.v ├── floating_point_multiplier.v ├── floating_point_multiplier_adder.v ├── is_special_float.v ├── leading_one_detector.v └── result_rounder.v └── test ├── common.py ├── test_floating_point_adder.py ├── test_floating_point_multiplier.py ├── test_leading_one_detector.py ├── tests ├── __init__.py ├── floating_point_adder_tests.py ├── floating_point_multiplier_tests.py └── leading_one_detector_tests.py └── utils.py /.github/workflows/format.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.github/workflows/format.yml -------------------------------------------------------------------------------- /.github/workflows/lint.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.github/workflows/lint.yml -------------------------------------------------------------------------------- /.github/workflows/test.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.github/workflows/test.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.gitignore -------------------------------------------------------------------------------- /.verible-format-flags: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.verible-format-flags -------------------------------------------------------------------------------- /.verible-lint-rules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/.verible-lint-rules -------------------------------------------------------------------------------- /Bender.lock: -------------------------------------------------------------------------------- 1 | packages: {} 2 | -------------------------------------------------------------------------------- /Bender.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/Bender.yml -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/README.md -------------------------------------------------------------------------------- /requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/requirements.txt -------------------------------------------------------------------------------- /scripts/format.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/scripts/format.sh -------------------------------------------------------------------------------- /src/floating_point_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/floating_point_adder.v -------------------------------------------------------------------------------- /src/floating_point_multiplier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/floating_point_multiplier.v -------------------------------------------------------------------------------- /src/floating_point_multiplier_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/floating_point_multiplier_adder.v -------------------------------------------------------------------------------- /src/is_special_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/is_special_float.v -------------------------------------------------------------------------------- /src/leading_one_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/leading_one_detector.v -------------------------------------------------------------------------------- /src/result_rounder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/src/result_rounder.v -------------------------------------------------------------------------------- /test/common.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/common.py -------------------------------------------------------------------------------- /test/test_floating_point_adder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/test_floating_point_adder.py -------------------------------------------------------------------------------- /test/test_floating_point_multiplier.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/test_floating_point_multiplier.py -------------------------------------------------------------------------------- /test/test_leading_one_detector.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/test_leading_one_detector.py -------------------------------------------------------------------------------- /test/tests/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /test/tests/floating_point_adder_tests.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/tests/floating_point_adder_tests.py -------------------------------------------------------------------------------- /test/tests/floating_point_multiplier_tests.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/tests/floating_point_multiplier_tests.py -------------------------------------------------------------------------------- /test/tests/leading_one_detector_tests.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/tests/leading_one_detector_tests.py -------------------------------------------------------------------------------- /test/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/V0XNIHILI/parametrizable-floating-point-verilog/HEAD/test/utils.py --------------------------------------------------------------------------------