├── Files ├── 6T_SRAM │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa.cdslck │ │ ├── sch.oa.cdslck.RHEL30.cad29.4128 │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── 6T_SRAM_Full │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── 6T_SRAM_Full_w1 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa.cdslck │ │ ├── sch.oa.cdslck.RHEL30.cad29.4124 │ │ └── thumbnail_128x128.png ├── AND │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── Decoder │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── SRAM │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── SRAM_PCH │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa- │ │ └── thumbnail_128x128.png ├── cdsinfo.tag ├── data.dm ├── full_4x4_simulation │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa.cdslck │ │ ├── sch.oa.cdslck.RHEL30.cad29.4130 │ │ └── thumbnail_128x128.png ├── full_sram │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── hold_state_ckt.png ├── hold_state_stability.png ├── inv │ ├── data.dm │ ├── layout │ │ ├── data.dm │ │ ├── layout.oa │ │ ├── master.tag │ │ └── thumbnail_128x128.png │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── isolation │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa.cdslck │ │ ├── sch.oa.cdslck.RHEL30.cad29.4124 │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ ├── symbol.oa- │ │ └── thumbnail_128x128.png ├── precharge_ckt.png ├── precharge_v2 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── precharge_wf.png ├── prexharge_v1 │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── read.png ├── read_0_ckt.png ├── read_0_wf.png ├── sch.oa.cad29.4127.20230418133039.tmp.a ├── screenshots │ ├── 4x4.png │ ├── 4x4_2.png │ ├── 4x4_3.png │ ├── 6T_SRAM_ckt.png │ ├── 6t_sram_full.png │ ├── 6t_sram_full_write.png │ ├── decoder.png │ ├── isolation.png │ ├── precharge_0.5n │ ├── precharge_ckt.png │ ├── sense_amp.png │ ├── sram.png │ ├── sram_ckt_hs.png │ ├── sram_ckt_r0.png │ ├── sram_ckt_r1.png │ ├── sram_ckt_rs.png │ ├── sram_ckt_w1.png │ ├── sram_full_wr_0.jpg │ ├── sram_hs.png │ ├── sram_r0.png │ ├── sram_r1.png │ ├── sram_rs.png │ ├── sram_w0.png │ ├── sram_w1.png │ └── write_driver.png ├── sense_amp │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ ├── sch.oa.cdslck │ │ ├── sch.oa.cdslck.RHEL30.cad29.4124 │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ └── thumbnail_128x128.png ├── sram_4x4 │ ├── data.dm │ ├── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png │ └── symbol │ │ ├── master.tag │ │ ├── symbol.oa │ │ ├── symbol.oa.cdslck │ │ ├── symbol.oa.cdslck.RHEL30.cad29.5153 │ │ └── thumbnail_128x128.png ├── sram_hs │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_r0 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_r1 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_rs │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_sim │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_w0 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png ├── sram_w1 │ └── schematic │ │ ├── data.dm │ │ ├── master.tag │ │ ├── sch.oa │ │ └── thumbnail_128x128.png └── write_driver │ ├── data.dm │ ├── schematic │ ├── data.dm │ ├── master.tag │ ├── sch.oa │ └── thumbnail_128x128.png │ └── symbol │ ├── master.tag │ ├── symbol.oa │ └── thumbnail_128x128.png ├── README.md └── vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc └── media ├── image1.png ├── image10.png ├── image11.png ├── image12.png ├── image13.png ├── image14.png ├── image15.png ├── image16.png ├── image17.png ├── image18.png ├── image19.png ├── image2.png ├── image20.png ├── image21.png ├── image22.png ├── image23.png ├── image24.png ├── image25.png ├── image26.png ├── image27.png ├── image28.png ├── image29.png ├── image3.png ├── image30.png ├── image4.png ├── image5.png ├── image6.png ├── image7.png ├── image8.png └── image9.png /Files/6T_SRAM/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/data.dm -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/schematic/data.dm -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/schematic/sch.oa -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/sch.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/schematic/sch.oa.cdslck -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/sch.oa.cdslck.RHEL30.cad29.4128: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/schematic/sch.oa.cdslck.RHEL30.cad29.4128 -------------------------------------------------------------------------------- /Files/6T_SRAM/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/6T_SRAM/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/6T_SRAM/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/6T_SRAM/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/data.dm -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/schematic/data.dm -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/schematic/sch.oa -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/6T_SRAM_Full/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full_w1/schematic/data.dm -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full_w1/schematic/sch.oa -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/sch.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full_w1/schematic/sch.oa.cdslck -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/sch.oa.cdslck.RHEL30.cad29.4124: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full_w1/schematic/sch.oa.cdslck.RHEL30.cad29.4124 -------------------------------------------------------------------------------- /Files/6T_SRAM_Full_w1/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/6T_SRAM_Full_w1/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/AND/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/data.dm -------------------------------------------------------------------------------- /Files/AND/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/schematic/data.dm -------------------------------------------------------------------------------- /Files/AND/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/AND/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/schematic/sch.oa -------------------------------------------------------------------------------- /Files/AND/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/AND/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/AND/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/AND/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/AND/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/Decoder/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/data.dm -------------------------------------------------------------------------------- /Files/Decoder/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/schematic/data.dm -------------------------------------------------------------------------------- /Files/Decoder/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/Decoder/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/schematic/sch.oa -------------------------------------------------------------------------------- /Files/Decoder/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/Decoder/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/Decoder/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/Decoder/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/Decoder/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/SRAM/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/data.dm -------------------------------------------------------------------------------- /Files/SRAM/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/schematic/data.dm -------------------------------------------------------------------------------- /Files/SRAM/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/SRAM/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/schematic/sch.oa -------------------------------------------------------------------------------- /Files/SRAM/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/SRAM/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/SRAM/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/SRAM/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/SRAM_PCH/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM_PCH/schematic/data.dm -------------------------------------------------------------------------------- /Files/SRAM_PCH/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/SRAM_PCH/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM_PCH/schematic/sch.oa -------------------------------------------------------------------------------- /Files/SRAM_PCH/schematic/sch.oa-: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM_PCH/schematic/sch.oa- -------------------------------------------------------------------------------- /Files/SRAM_PCH/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/SRAM_PCH/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/cdsinfo.tag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/cdsinfo.tag -------------------------------------------------------------------------------- /Files/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/data.dm -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_4x4_simulation/schematic/data.dm -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_4x4_simulation/schematic/sch.oa -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/sch.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_4x4_simulation/schematic/sch.oa.cdslck -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/sch.oa.cdslck.RHEL30.cad29.4130: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_4x4_simulation/schematic/sch.oa.cdslck.RHEL30.cad29.4130 -------------------------------------------------------------------------------- /Files/full_4x4_simulation/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_4x4_simulation/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/full_sram/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_sram/schematic/data.dm -------------------------------------------------------------------------------- /Files/full_sram/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/full_sram/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_sram/schematic/sch.oa -------------------------------------------------------------------------------- /Files/full_sram/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/full_sram/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/hold_state_ckt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/hold_state_ckt.png -------------------------------------------------------------------------------- /Files/hold_state_stability.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/hold_state_stability.png -------------------------------------------------------------------------------- /Files/inv/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/data.dm -------------------------------------------------------------------------------- /Files/inv/layout/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/layout/data.dm -------------------------------------------------------------------------------- /Files/inv/layout/layout.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/layout/layout.oa -------------------------------------------------------------------------------- /Files/inv/layout/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | layout.oa 3 | -------------------------------------------------------------------------------- /Files/inv/layout/thumbnail_128x128.png: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Files/inv/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/schematic/data.dm -------------------------------------------------------------------------------- /Files/inv/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/inv/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/schematic/sch.oa -------------------------------------------------------------------------------- /Files/inv/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/inv/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/inv/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/inv/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/inv/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/isolation/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/data.dm -------------------------------------------------------------------------------- /Files/isolation/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/schematic/data.dm -------------------------------------------------------------------------------- /Files/isolation/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/isolation/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/schematic/sch.oa -------------------------------------------------------------------------------- /Files/isolation/schematic/sch.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/schematic/sch.oa.cdslck -------------------------------------------------------------------------------- /Files/isolation/schematic/sch.oa.cdslck.RHEL30.cad29.4124: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/schematic/sch.oa.cdslck.RHEL30.cad29.4124 -------------------------------------------------------------------------------- /Files/isolation/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/isolation/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/isolation/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/isolation/symbol/symbol.oa-: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/symbol/symbol.oa- -------------------------------------------------------------------------------- /Files/isolation/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/isolation/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/precharge_ckt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/precharge_ckt.png -------------------------------------------------------------------------------- /Files/precharge_v2/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/precharge_v2/schematic/data.dm -------------------------------------------------------------------------------- /Files/precharge_v2/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/precharge_v2/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/precharge_v2/schematic/sch.oa -------------------------------------------------------------------------------- /Files/precharge_v2/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/precharge_v2/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/precharge_wf.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/precharge_wf.png -------------------------------------------------------------------------------- /Files/prexharge_v1/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/prexharge_v1/data.dm -------------------------------------------------------------------------------- /Files/prexharge_v1/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/prexharge_v1/schematic/data.dm -------------------------------------------------------------------------------- /Files/prexharge_v1/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/prexharge_v1/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/prexharge_v1/schematic/sch.oa -------------------------------------------------------------------------------- /Files/prexharge_v1/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/prexharge_v1/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/prexharge_v1/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/prexharge_v1/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/prexharge_v1/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/prexharge_v1/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /Files/read.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/read.png -------------------------------------------------------------------------------- /Files/read_0_ckt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/read_0_ckt.png -------------------------------------------------------------------------------- /Files/read_0_wf.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/read_0_wf.png -------------------------------------------------------------------------------- /Files/sch.oa.cad29.4127.20230418133039.tmp.a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sch.oa.cad29.4127.20230418133039.tmp.a -------------------------------------------------------------------------------- /Files/screenshots/4x4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/4x4.png -------------------------------------------------------------------------------- /Files/screenshots/4x4_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/4x4_2.png -------------------------------------------------------------------------------- /Files/screenshots/4x4_3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/4x4_3.png -------------------------------------------------------------------------------- /Files/screenshots/6T_SRAM_ckt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/6T_SRAM_ckt.png -------------------------------------------------------------------------------- /Files/screenshots/6t_sram_full.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/6t_sram_full.png -------------------------------------------------------------------------------- /Files/screenshots/6t_sram_full_write.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/6t_sram_full_write.png -------------------------------------------------------------------------------- /Files/screenshots/decoder.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/decoder.png -------------------------------------------------------------------------------- /Files/screenshots/isolation.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/isolation.png -------------------------------------------------------------------------------- /Files/screenshots/precharge_0.5n: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/precharge_0.5n -------------------------------------------------------------------------------- /Files/screenshots/precharge_ckt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/precharge_ckt.png -------------------------------------------------------------------------------- /Files/screenshots/sense_amp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sense_amp.png -------------------------------------------------------------------------------- /Files/screenshots/sram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram.png -------------------------------------------------------------------------------- /Files/screenshots/sram_ckt_hs.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_ckt_hs.png -------------------------------------------------------------------------------- /Files/screenshots/sram_ckt_r0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_ckt_r0.png -------------------------------------------------------------------------------- /Files/screenshots/sram_ckt_r1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_ckt_r1.png -------------------------------------------------------------------------------- /Files/screenshots/sram_ckt_rs.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_ckt_rs.png -------------------------------------------------------------------------------- /Files/screenshots/sram_ckt_w1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_ckt_w1.png -------------------------------------------------------------------------------- /Files/screenshots/sram_full_wr_0.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_full_wr_0.jpg -------------------------------------------------------------------------------- /Files/screenshots/sram_hs.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_hs.png -------------------------------------------------------------------------------- /Files/screenshots/sram_r0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_r0.png -------------------------------------------------------------------------------- /Files/screenshots/sram_r1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_r1.png -------------------------------------------------------------------------------- /Files/screenshots/sram_rs.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_rs.png -------------------------------------------------------------------------------- /Files/screenshots/sram_w0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_w0.png -------------------------------------------------------------------------------- /Files/screenshots/sram_w1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/sram_w1.png -------------------------------------------------------------------------------- /Files/screenshots/write_driver.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/screenshots/write_driver.png -------------------------------------------------------------------------------- /Files/sense_amp/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/data.dm -------------------------------------------------------------------------------- /Files/sense_amp/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/schematic/data.dm -------------------------------------------------------------------------------- /Files/sense_amp/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sense_amp/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sense_amp/schematic/sch.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/schematic/sch.oa.cdslck -------------------------------------------------------------------------------- /Files/sense_amp/schematic/sch.oa.cdslck.RHEL30.cad29.4124: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/schematic/sch.oa.cdslck.RHEL30.cad29.4124 -------------------------------------------------------------------------------- /Files/sense_amp/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sense_amp/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/sense_amp/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/sense_amp/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sense_amp/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_4x4/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/data.dm -------------------------------------------------------------------------------- /Files/sram_4x4/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_4x4/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_4x4/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_4x4/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_4x4/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/sram_4x4/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/sram_4x4/symbol/symbol.oa.cdslck: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/symbol/symbol.oa.cdslck -------------------------------------------------------------------------------- /Files/sram_4x4/symbol/symbol.oa.cdslck.RHEL30.cad29.5153: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/symbol/symbol.oa.cdslck.RHEL30.cad29.5153 -------------------------------------------------------------------------------- /Files/sram_4x4/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_4x4/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_hs/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_hs/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_hs/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_hs/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_hs/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_hs/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_hs/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_r0/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r0/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_r0/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_r0/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r0/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_r0/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r0/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_r1/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r1/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_r1/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_r1/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r1/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_r1/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_r1/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_rs/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_rs/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_rs/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_rs/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_rs/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_rs/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_rs/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_sim/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_sim/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_sim/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_sim/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_sim/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_sim/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_sim/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_w0/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w0/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_w0/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_w0/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w0/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_w0/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w0/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/sram_w1/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w1/schematic/data.dm -------------------------------------------------------------------------------- /Files/sram_w1/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/sram_w1/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w1/schematic/sch.oa -------------------------------------------------------------------------------- /Files/sram_w1/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/sram_w1/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/write_driver/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/data.dm -------------------------------------------------------------------------------- /Files/write_driver/schematic/data.dm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/schematic/data.dm -------------------------------------------------------------------------------- /Files/write_driver/schematic/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | sch.oa 3 | -------------------------------------------------------------------------------- /Files/write_driver/schematic/sch.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/schematic/sch.oa -------------------------------------------------------------------------------- /Files/write_driver/schematic/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/schematic/thumbnail_128x128.png -------------------------------------------------------------------------------- /Files/write_driver/symbol/master.tag: -------------------------------------------------------------------------------- 1 | -- Master.tag File, Rev:1.0 2 | symbol.oa 3 | -------------------------------------------------------------------------------- /Files/write_driver/symbol/symbol.oa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/symbol/symbol.oa -------------------------------------------------------------------------------- /Files/write_driver/symbol/thumbnail_128x128.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/Files/write_driver/symbol/thumbnail_128x128.png -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/README.md -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image1.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image10.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image10.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image11.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image12.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image13.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image14.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image15.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image16.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image17.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image18.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image18.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image19.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image19.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image2.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image20.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image20.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image21.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image21.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image22.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image22.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image23.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image23.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image24.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image24.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image25.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image25.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image26.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image26.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image27.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image27.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image28.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image28.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image29.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image29.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image3.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image30.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image30.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image4.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image5.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image6.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image7.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image8.png -------------------------------------------------------------------------------- /vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/Memory-Design-And-Testing/HEAD/vertopal_f4e039de98fe4b5e9e2edb8d44ba6bdc/media/image9.png --------------------------------------------------------------------------------