├── README.md ├── Week_1 ├── Day_1 │ ├── ok │ ├── sum.o │ ├── sum_1_n.c │ ├── sum_obj.o │ ├── unsigned.c │ └── unsigned.o └── Day_2 │ ├── custom_call.c │ ├── custom_call.o │ ├── hello_world.sv │ └── load.s ├── Week_2 ├── lib │ └── sky130_fd_sc_hd__tt_025C_1v80.lib ├── ok ├── verilog_files │ ├── a.out │ ├── bad_case.v │ ├── bad_case_net.v │ ├── bad_counter.v │ ├── bad_latch.v │ ├── bad_latch_2.v │ ├── bad_latch_net.v │ ├── bad_mux.v │ ├── bad_mux_net.v │ ├── bad_shift_reg.v │ ├── bad_shift_reg2.v │ ├── blocking_caveat.v │ ├── blocking_caveat_net.v │ ├── comp_case.v │ ├── counter_opt.v │ ├── counter_opt2.v │ ├── demux_case.v │ ├── demux_generate.v │ ├── dff_ares.net.v │ ├── dff_async_set.out │ ├── dff_async_set.v │ ├── dff_asyncres.out │ ├── dff_asyncres.v │ ├── dff_asyncres_net.v │ ├── dff_asyncres_syncres.out │ ├── dff_asyncres_syncres.v │ ├── dff_const1.v │ ├── dff_const2.v │ ├── dff_const3.v │ ├── dff_const4.v │ ├── dff_const5.v │ ├── dff_net.v │ ├── dff_syncres.v │ ├── fa.v │ ├── good_counter.v │ ├── good_latch.v │ ├── good_mux.v │ ├── good_mux_netlist.v │ ├── good_shift_reg.v │ ├── hmm │ ├── incomp_case.v │ ├── incomp_if.v │ ├── incomp_if2.v │ ├── mul2_net.v │ ├── mul2_netlist.v │ ├── mult8_netlist.v │ ├── mult_2.v │ ├── mult_8.v │ ├── multiple_module_opt.v │ ├── multiple_module_opt2.v │ ├── multiple_modules.v │ ├── multiple_modules_flat.v │ ├── multiple_modules_hier.v │ ├── mux_generate.v │ ├── mux_spice.v │ ├── net.v │ ├── opt_check.v │ ├── opt_check2.v │ ├── opt_check3.v │ ├── opt_check4.v │ ├── partial_case_assign.v │ ├── pattern_detect_fsm.v │ ├── pattern_detect_fsm_bad_style.v │ ├── rca.v │ ├── ripple_counter.v │ ├── tb_bad_case.v │ ├── tb_bad_counter.v │ ├── tb_bad_latch.v │ ├── tb_bad_latch2.v │ ├── tb_bad_mux.v │ ├── tb_bad_shift_reg.v │ ├── tb_bad_shift_reg2.v │ ├── tb_blocking_caveat.v │ ├── tb_comp_case.v │ ├── tb_counter_opt.v │ ├── tb_demux_case.v │ ├── tb_demux_generate.v │ ├── tb_dff_async_set.v │ ├── tb_dff_async_set.vcd │ ├── tb_dff_asyncres.v │ ├── tb_dff_asyncres.vcd │ ├── tb_dff_asyncres_syncres.v │ ├── tb_dff_asyncres_syncres.vcd │ ├── tb_dff_const1.v │ ├── tb_dff_const1.vcd │ ├── tb_dff_const2.v │ ├── tb_dff_const2.vcd │ ├── tb_dff_const3.v │ ├── tb_dff_const3.vcd │ ├── tb_dff_const4.v │ ├── tb_dff_const5.v │ ├── tb_dff_syncres.v │ ├── tb_good_counter.v │ ├── tb_good_latch.v │ ├── tb_good_mux.v │ ├── tb_good_mux.vcd │ ├── tb_good_shift_reg.v │ ├── tb_incomp_case.v │ ├── tb_incomp_if.v │ ├── tb_incomp_if2.v │ ├── tb_multiple_modules.v │ ├── tb_mux_generate.v │ ├── tb_opt_check.v │ ├── tb_opt_check2.v │ ├── tb_opt_check3.v │ ├── tb_partial_case_assign.v │ ├── tb_pattern_detect_fsm.v │ ├── tb_rca.v │ ├── tb_ripple_counter.v │ ├── tb_ternary_operator_mux.v │ ├── tb_up_dn_cntr.v │ ├── tb_up_dn_cntr_with_load.v │ ├── tb_up_dn_cntr_with_load_with_start_stop.v │ ├── tb_upcntr.v │ ├── ternary_operator_mux.v │ ├── ternary_operator_mux_net.v │ ├── up_dn_cntr.v │ ├── up_dn_cntr_with_load.v │ ├── up_dn_cntr_with_load_with_start_stop.v │ └── upcntr.v └── verilog_model │ ├── primitives.v │ └── sky130_fd_sc_hd.v ├── install_tools.sh ├── install_yosys.sh └── resolve_errors.md /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/README.md -------------------------------------------------------------------------------- /Week_1/Day_1/ok: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /Week_1/Day_1/sum.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_1/sum.o -------------------------------------------------------------------------------- /Week_1/Day_1/sum_1_n.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_1/sum_1_n.c -------------------------------------------------------------------------------- /Week_1/Day_1/sum_obj.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_1/sum_obj.o -------------------------------------------------------------------------------- /Week_1/Day_1/unsigned.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_1/unsigned.c -------------------------------------------------------------------------------- /Week_1/Day_1/unsigned.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_1/unsigned.o -------------------------------------------------------------------------------- /Week_1/Day_2/custom_call.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_2/custom_call.c -------------------------------------------------------------------------------- /Week_1/Day_2/custom_call.o: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_2/custom_call.o -------------------------------------------------------------------------------- /Week_1/Day_2/hello_world.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_2/hello_world.sv -------------------------------------------------------------------------------- /Week_1/Day_2/load.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_1/Day_2/load.s -------------------------------------------------------------------------------- /Week_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -------------------------------------------------------------------------------- /Week_2/ok: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /Week_2/verilog_files/a.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/a.out -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_case_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_case_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_latch.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_latch_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_latch_2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_latch_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_latch_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_mux_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_mux_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_shift_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_shift_reg.v -------------------------------------------------------------------------------- /Week_2/verilog_files/bad_shift_reg2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/bad_shift_reg2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/blocking_caveat.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/blocking_caveat.v -------------------------------------------------------------------------------- /Week_2/verilog_files/blocking_caveat_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/blocking_caveat_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/comp_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/comp_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/counter_opt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/counter_opt.v -------------------------------------------------------------------------------- /Week_2/verilog_files/counter_opt2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/counter_opt2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/demux_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/demux_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/demux_generate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/demux_generate.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_ares.net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_ares.net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_async_set.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_async_set.out -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_async_set.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_async_set.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_asyncres.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_asyncres.out -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_asyncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_asyncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_asyncres_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_asyncres_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_asyncres_syncres.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_asyncres_syncres.out -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_asyncres_syncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_asyncres_syncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_const1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_const1.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_const2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_const2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_const3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_const3.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_const4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_const4.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_const5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_const5.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/dff_syncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/dff_syncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/fa.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/fa.v -------------------------------------------------------------------------------- /Week_2/verilog_files/good_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/good_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/good_latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/good_latch.v -------------------------------------------------------------------------------- /Week_2/verilog_files/good_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/good_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/good_mux_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/good_mux_netlist.v -------------------------------------------------------------------------------- /Week_2/verilog_files/good_shift_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/good_shift_reg.v -------------------------------------------------------------------------------- /Week_2/verilog_files/hmm: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /Week_2/verilog_files/incomp_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/incomp_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/incomp_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/incomp_if.v -------------------------------------------------------------------------------- /Week_2/verilog_files/incomp_if2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/incomp_if2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mul2_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mul2_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mul2_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mul2_netlist.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mult8_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mult8_netlist.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mult_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mult_2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mult_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mult_8.v -------------------------------------------------------------------------------- /Week_2/verilog_files/multiple_module_opt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/multiple_module_opt.v -------------------------------------------------------------------------------- /Week_2/verilog_files/multiple_module_opt2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/multiple_module_opt2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/multiple_modules.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/multiple_modules.v -------------------------------------------------------------------------------- /Week_2/verilog_files/multiple_modules_flat.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/multiple_modules_flat.v -------------------------------------------------------------------------------- /Week_2/verilog_files/multiple_modules_hier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/multiple_modules_hier.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mux_generate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mux_generate.v -------------------------------------------------------------------------------- /Week_2/verilog_files/mux_spice.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/mux_spice.v -------------------------------------------------------------------------------- /Week_2/verilog_files/net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/opt_check.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/opt_check.v -------------------------------------------------------------------------------- /Week_2/verilog_files/opt_check2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/opt_check2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/opt_check3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/opt_check3.v -------------------------------------------------------------------------------- /Week_2/verilog_files/opt_check4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/opt_check4.v -------------------------------------------------------------------------------- /Week_2/verilog_files/partial_case_assign.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/partial_case_assign.v -------------------------------------------------------------------------------- /Week_2/verilog_files/pattern_detect_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/pattern_detect_fsm.v -------------------------------------------------------------------------------- /Week_2/verilog_files/pattern_detect_fsm_bad_style.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/pattern_detect_fsm_bad_style.v -------------------------------------------------------------------------------- /Week_2/verilog_files/rca.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/rca.v -------------------------------------------------------------------------------- /Week_2/verilog_files/ripple_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/ripple_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_latch.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_latch2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_latch2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_shift_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_shift_reg.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_bad_shift_reg2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_bad_shift_reg2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_blocking_caveat.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_blocking_caveat.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_comp_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_comp_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_counter_opt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_counter_opt.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_demux_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_demux_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_demux_generate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_demux_generate.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_async_set.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_async_set.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_async_set.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_async_set.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_asyncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_asyncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_asyncres.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_asyncres.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_asyncres_syncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_asyncres_syncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_asyncres_syncres.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_asyncres_syncres.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const1.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const1.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const1.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const2.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const2.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const3.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const3.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const3.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const4.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_const5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_const5.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_dff_syncres.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_dff_syncres.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_good_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_good_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_good_latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_good_latch.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_good_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_good_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_good_mux.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_good_mux.vcd -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_good_shift_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_good_shift_reg.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_incomp_case.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_incomp_case.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_incomp_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_incomp_if.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_incomp_if2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_incomp_if2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_multiple_modules.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_multiple_modules.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_mux_generate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_mux_generate.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_opt_check.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_opt_check.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_opt_check2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_opt_check2.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_opt_check3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_opt_check3.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_partial_case_assign.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_partial_case_assign.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_pattern_detect_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_pattern_detect_fsm.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_rca.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_rca.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_ripple_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_ripple_counter.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_ternary_operator_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_ternary_operator_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_up_dn_cntr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_up_dn_cntr.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_up_dn_cntr_with_load.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_up_dn_cntr_with_load.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_up_dn_cntr_with_load_with_start_stop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_up_dn_cntr_with_load_with_start_stop.v -------------------------------------------------------------------------------- /Week_2/verilog_files/tb_upcntr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/tb_upcntr.v -------------------------------------------------------------------------------- /Week_2/verilog_files/ternary_operator_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/ternary_operator_mux.v -------------------------------------------------------------------------------- /Week_2/verilog_files/ternary_operator_mux_net.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/ternary_operator_mux_net.v -------------------------------------------------------------------------------- /Week_2/verilog_files/up_dn_cntr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/up_dn_cntr.v -------------------------------------------------------------------------------- /Week_2/verilog_files/up_dn_cntr_with_load.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/up_dn_cntr_with_load.v -------------------------------------------------------------------------------- /Week_2/verilog_files/up_dn_cntr_with_load_with_start_stop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/up_dn_cntr_with_load_with_start_stop.v -------------------------------------------------------------------------------- /Week_2/verilog_files/upcntr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_files/upcntr.v -------------------------------------------------------------------------------- /Week_2/verilog_model/primitives.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_model/primitives.v -------------------------------------------------------------------------------- /Week_2/verilog_model/sky130_fd_sc_hd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/Week_2/verilog_model/sky130_fd_sc_hd.v -------------------------------------------------------------------------------- /install_tools.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/install_tools.sh -------------------------------------------------------------------------------- /install_yosys.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/install_yosys.sh -------------------------------------------------------------------------------- /resolve_errors.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/VardhanSuroshi/VLSI-ASIC-Design-Flow/HEAD/resolve_errors.md --------------------------------------------------------------------------------