├── Document ├── IHI0022E_amba_axi_and_ace_protocol_spec.pdf ├── pg059-axi-interconnect.pdf └── ug1037-vivado-axi-reference-guide.pdf ├── Project └── AXI_Interconnect.sdc ├── README.md ├── RTL ├── AXI_Arbiter_R.sv ├── AXI_Arbiter_W.sv ├── AXI_Interconnect.sv ├── AXI_Interface.sv ├── AXI_Master_Mux_R.sv ├── AXI_Master_Mux_W.sv ├── AXI_Slave_Mux_R.sv └── AXI_Slave_Mux_W.sv └── Simulation ├── AXI_Interconnect_TB ├── AXI_Interconnect_TB.sv ├── handshake.jpg ├── m0_wr.jpg ├── s0_wr.jpg └── vsim.wlf ├── AXI_M_S_TB └── AXI_M_S_TB.sv ├── AXI_Master.sv └── AXI_Slave.sv /Document/IHI0022E_amba_axi_and_ace_protocol_spec.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Document/IHI0022E_amba_axi_and_ace_protocol_spec.pdf -------------------------------------------------------------------------------- /Document/pg059-axi-interconnect.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Document/pg059-axi-interconnect.pdf -------------------------------------------------------------------------------- /Document/ug1037-vivado-axi-reference-guide.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Document/ug1037-vivado-axi-reference-guide.pdf -------------------------------------------------------------------------------- /Project/AXI_Interconnect.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Project/AXI_Interconnect.sdc -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/README.md -------------------------------------------------------------------------------- /RTL/AXI_Arbiter_R.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Arbiter_R.sv -------------------------------------------------------------------------------- /RTL/AXI_Arbiter_W.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Arbiter_W.sv -------------------------------------------------------------------------------- /RTL/AXI_Interconnect.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Interconnect.sv -------------------------------------------------------------------------------- /RTL/AXI_Interface.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Interface.sv -------------------------------------------------------------------------------- /RTL/AXI_Master_Mux_R.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Master_Mux_R.sv -------------------------------------------------------------------------------- /RTL/AXI_Master_Mux_W.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Master_Mux_W.sv -------------------------------------------------------------------------------- /RTL/AXI_Slave_Mux_R.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Slave_Mux_R.sv -------------------------------------------------------------------------------- /RTL/AXI_Slave_Mux_W.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/RTL/AXI_Slave_Mux_W.sv -------------------------------------------------------------------------------- /Simulation/AXI_Interconnect_TB/AXI_Interconnect_TB.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Interconnect_TB/AXI_Interconnect_TB.sv -------------------------------------------------------------------------------- /Simulation/AXI_Interconnect_TB/handshake.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Interconnect_TB/handshake.jpg -------------------------------------------------------------------------------- /Simulation/AXI_Interconnect_TB/m0_wr.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Interconnect_TB/m0_wr.jpg -------------------------------------------------------------------------------- /Simulation/AXI_Interconnect_TB/s0_wr.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Interconnect_TB/s0_wr.jpg -------------------------------------------------------------------------------- /Simulation/AXI_Interconnect_TB/vsim.wlf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Interconnect_TB/vsim.wlf -------------------------------------------------------------------------------- /Simulation/AXI_M_S_TB/AXI_M_S_TB.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_M_S_TB/AXI_M_S_TB.sv -------------------------------------------------------------------------------- /Simulation/AXI_Master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Master.sv -------------------------------------------------------------------------------- /Simulation/AXI_Slave.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Verdvana/AXI4_Interconnect/HEAD/Simulation/AXI_Slave.sv --------------------------------------------------------------------------------