├── Edaplayground Link ├── LOG_FILE.log ├── RAM TB ARCHITECTURE.png ├── README.md ├── Sequence Description ├── coverage_data.txt ├── design.sv ├── interface.sv ├── ram_agent.sv ├── ram_coverage.sv ├── ram_driver.sv ├── ram_env.sv ├── ram_monitor.sv ├── ram_scoreboard.sv ├── ram_sequence.sv ├── ram_sequence_item.sv ├── ram_sequencer.sv ├── ram_test.sv ├── run.do ├── tb_pkg.sv └── testbench.sv /Edaplayground Link: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/Edaplayground Link -------------------------------------------------------------------------------- /LOG_FILE.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/LOG_FILE.log -------------------------------------------------------------------------------- /RAM TB ARCHITECTURE.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/RAM TB ARCHITECTURE.png -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/README.md -------------------------------------------------------------------------------- /Sequence Description: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/Sequence Description -------------------------------------------------------------------------------- /coverage_data.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/coverage_data.txt -------------------------------------------------------------------------------- /design.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/design.sv -------------------------------------------------------------------------------- /interface.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/interface.sv -------------------------------------------------------------------------------- /ram_agent.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_agent.sv -------------------------------------------------------------------------------- /ram_coverage.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_coverage.sv -------------------------------------------------------------------------------- /ram_driver.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_driver.sv -------------------------------------------------------------------------------- /ram_env.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_env.sv -------------------------------------------------------------------------------- /ram_monitor.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_monitor.sv -------------------------------------------------------------------------------- /ram_scoreboard.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_scoreboard.sv -------------------------------------------------------------------------------- /ram_sequence.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_sequence.sv -------------------------------------------------------------------------------- /ram_sequence_item.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_sequence_item.sv -------------------------------------------------------------------------------- /ram_sequencer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_sequencer.sv -------------------------------------------------------------------------------- /ram_test.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/ram_test.sv -------------------------------------------------------------------------------- /run.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/run.do -------------------------------------------------------------------------------- /tb_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/tb_pkg.sv -------------------------------------------------------------------------------- /testbench.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM/HEAD/testbench.sv --------------------------------------------------------------------------------