├── .LICENSE_IGNORE.txt ├── .gitignore ├── CONTRIBUTING.md ├── GUIREADME.md ├── Jenkinsfile ├── LICENSE.txt ├── README.md ├── common ├── .clang-format ├── data │ ├── xilinx_img.bmp │ └── xilinx_logo.bmp ├── includes │ ├── bitmap │ │ ├── bitmap.cpp │ │ └── bitmap.h │ ├── cmdparser │ │ ├── cmdlineparser.cpp │ │ └── cmdlineparser.h │ ├── logger │ │ ├── logger.cpp │ │ └── logger.h │ ├── oclHelper │ │ ├── oclErrorCodes.cpp │ │ ├── oclHelper.cpp │ │ ├── oclHelper.h │ │ └── oclHelper.mk │ ├── simplebmp │ │ ├── simplebmp.cpp │ │ ├── simplebmp.h │ │ └── simplebmp.mk │ └── xcl2 │ │ ├── xcl2.cpp │ │ └── xcl2.hpp └── utility │ ├── Consolidation.py │ ├── build_what.sh │ ├── check_descr.py │ ├── check_json.py │ ├── check_license.sh │ ├── check_makefile.sh │ ├── check_readme.sh │ ├── check_target_device.py │ ├── create_catalog.py │ ├── custom_dfx_check.sh │ ├── custom_platform_check.py │ ├── device_list.py │ ├── hls_qor_check.py │ ├── io_page_maker.sh │ ├── makefile_gen │ ├── descgen.py │ ├── makegen.py │ ├── makegen_us_alveo.py │ ├── makegen_versal_alveo.py │ ├── makegen_versal_ps.py │ ├── makegen_zynqmp.py │ ├── update_descgen_all.sh │ └── update_makegen_all.sh │ ├── md2rst │ ├── md2rst.py │ └── update_md2rst_all.sh │ ├── parse_platform_list.py │ ├── platform_files │ ├── u2.json │ ├── v70.json │ ├── vck_gen3x16.json │ └── vck_gen4x8.json │ ├── platform_gen.py │ ├── platform_ref.json │ ├── readme_gen │ ├── gs_summary.py │ ├── gs_summary_subdir.py │ ├── gs_summary_util.py │ ├── readme_gen.py │ └── update_all_readme.sh │ ├── reference.json │ ├── run_emulation.pl │ └── run_emulation_external_io.pl ├── hello_world ├── Makefile ├── README.rst ├── description.json ├── details.rst ├── makefile_us_alveo.mk ├── qor.json ├── src │ ├── host.cpp │ └── vadd.cpp ├── utils.mk └── xrt.ini ├── host_py ├── README.rst ├── hello_world_py │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.py │ │ ├── utils_binding.py │ │ └── vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── summary.json └── summary.mk ├── host_xrt ├── README.rst ├── asynchronous_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── copy_buffer_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── vector_addition.cpp │ ├── utils.mk │ └── xrt.ini ├── data_transfer_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── dummy_kernel.cpp │ │ └── host.cpp │ ├── utils.mk │ └── xrt.ini ├── hbm_simple_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── krnl_vadd.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── krnl_vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── host_memory_copy_buffer_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── krnl_vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── host_memory_copy_kernel_xrt │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── conn_hbm.cfg │ ├── description.json │ ├── details.rst │ ├── krnl_vadd.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── copy_kernel.cpp │ │ ├── host.cpp │ │ └── krnl_vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── host_memory_simple_xrt │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── krnl_vadd.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── kernel.cpp │ ├── utils.mk │ └── xrt.ini ├── kernel_chain │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── krnl_chain_mmult.cpp │ │ ├── krnl_mmult.hpp │ │ └── krnl_simple_mmult.cpp │ ├── utils.mk │ └── xrt.ini ├── mailbox_auto_restart_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── mailbox_auto_restart.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── runPre.tcl │ ├── src │ │ ├── host.cpp │ │ └── mbox_autorestart.cpp │ ├── utils.mk │ └── xrt.ini ├── mult_compute_units_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── vadd.cpp │ ├── utils.mk │ ├── vadd.cfg │ └── xrt.ini ├── multiple_cus_asymmetrical_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── vadd.cpp │ ├── utils.mk │ ├── vadd.cfg │ └── xrt.ini ├── p2p_fpga2fpga_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── increment.cpp │ ├── utils.mk │ └── xrt.ini ├── p2p_simple_xrt │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── data │ │ └── sample.txt │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── adder.cpp │ │ └── host.cpp │ ├── utils.mk │ └── xrt.ini ├── streaming_free_running_k2k_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── krnl_incr.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── increment.cpp │ │ ├── mem_read.cpp │ │ └── mem_write.cpp │ ├── utils.mk │ └── xrt.ini ├── streaming_k2k_mm_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── krnl_stream_vadd_vmult.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── krnl_stream_vadd.cpp │ │ └── krnl_stream_vmult.cpp │ ├── utils.mk │ └── xrt.ini ├── summary.json └── summary.mk ├── performance ├── README.rst ├── axi_burst_performance │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── test_kernel_common.hpp │ │ ├── test_kernel_maxi_256bit_1.cpp │ │ ├── test_kernel_maxi_256bit_2.cpp │ │ ├── test_kernel_maxi_256bit_3.cpp │ │ ├── test_kernel_maxi_256bit_4.cpp │ │ ├── test_kernel_maxi_256bit_5.cpp │ │ ├── test_kernel_maxi_256bit_6.cpp │ │ ├── test_kernel_maxi_512bit_1.cpp │ │ ├── test_kernel_maxi_512bit_2.cpp │ │ ├── test_kernel_maxi_512bit_3.cpp │ │ ├── test_kernel_maxi_512bit_4.cpp │ │ ├── test_kernel_maxi_512bit_5.cpp │ │ └── test_kernel_maxi_512bit_6.cpp │ ├── utils.mk │ └── xrt.ini ├── hbm_bandwidth │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── krnl_vaddmul.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── krnl_vaddmul.cpp │ │ └── krnl_vaddmul.h │ ├── utils.mk │ └── xrt.ini ├── hbm_bandwidth_pseudo_random │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── krnl_vaddmul.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ ├── krnl_vaddmul.cpp │ │ └── krnl_vaddmul.h │ ├── utils.mk │ └── xrt.ini ├── host_global_bandwidth │ ├── Makefile │ ├── README.rst │ ├── conn_u2.cfg │ ├── conn_u200.cfg │ ├── conn_u25.cfg │ ├── conn_u250.cfg │ ├── conn_u280.cfg │ ├── conn_u30.cfg │ ├── conn_u50.cfg │ ├── conn_u55.cfg │ ├── conn_x3522pv.cfg │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── host.cpp │ │ └── kernel.cpp │ ├── utils.mk │ └── xrt.ini ├── host_memory_bandwidth │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── krnl_bandwidth.cfg │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── bandwidth.cpp │ │ ├── host.cpp │ │ ├── read_bandwidth.cpp │ │ └── write_bandwidth.cpp │ ├── utils.mk │ └── xrt.ini ├── host_memory_bandwidth_xrt │ ├── Makefile │ ├── README.rst │ ├── bandwidth.cfg │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── bandwidth.cpp │ │ ├── host.cpp │ │ ├── read_bandwidth.cpp │ │ └── write_bandwidth.cpp │ ├── utils.mk │ └── xrt.ini ├── iops_test_xrt │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── hello.cpp │ │ └── host.cpp │ ├── utils.mk │ └── xrt.ini ├── kernel_global_bandwidth │ ├── 1bank.cfg │ ├── 2bank.cfg │ ├── 3bank.cfg │ ├── Makefile │ ├── README.rst │ ├── bandwidth.cfg │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── hls_config.tcl │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── kernel.cpp │ │ └── kernel_global_bandwidth.cpp │ ├── utils.mk │ └── xrt.ini ├── p2p_fpga2fpga_bandwidth │ ├── Makefile │ ├── README.rst │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── src │ │ ├── bandwidth.cpp │ │ └── host.cpp │ ├── utils.mk │ └── xrt.ini ├── summary.json └── summary.mk ├── rtl_kernels ├── README.rst ├── rtl_adder_streams │ ├── .gitignore │ ├── Makefile │ ├── README.rst │ ├── adder.cfg │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── scripts │ │ ├── gen_adder_xo.tcl │ │ ├── gen_input_xo.tcl │ │ └── gen_output_xo.tcl │ ├── src │ │ ├── host.cpp │ │ └── ip │ │ │ ├── ip_1 │ │ │ ├── component.xml │ │ │ ├── src │ │ │ │ ├── krnl_input_stage_rtl.v │ │ │ │ ├── krnl_input_stage_rtl_axi_read_master.sv │ │ │ │ ├── krnl_input_stage_rtl_control_s_axi.v │ │ │ │ ├── krnl_input_stage_rtl_counter.sv │ │ │ │ └── krnl_input_stage_rtl_int.sv │ │ │ └── xgui │ │ │ │ └── krnl_input_stage_rtl_v1_0.tcl │ │ │ ├── ip_2 │ │ │ ├── component.xml │ │ │ ├── src │ │ │ │ ├── krnl_adder_stage_rtl.v │ │ │ │ ├── krnl_adder_stage_rtl_adder.sv │ │ │ │ ├── krnl_adder_stage_rtl_control_s_axi.v │ │ │ │ ├── krnl_adder_stage_rtl_counter.sv │ │ │ │ └── krnl_adder_stage_rtl_int.sv │ │ │ └── xgui │ │ │ │ └── krnl_adder_stage_rtl_v1_0.tcl │ │ │ └── ip_3 │ │ │ ├── component.xml │ │ │ ├── src │ │ │ ├── krnl_output_stage_rtl.v │ │ │ ├── krnl_output_stage_rtl_axi_write_master.sv │ │ │ ├── krnl_output_stage_rtl_control_s_axi.v │ │ │ ├── krnl_output_stage_rtl_counter.sv │ │ │ ├── krnl_output_stage_rtl_int.sv │ │ │ └── krnl_output_stage_rtl_register_slice.sv │ │ │ └── xgui │ │ │ └── krnl_output_stage_rtl_v1_0.tcl │ ├── utils.mk │ └── xrt.ini ├── rtl_streaming_free_running_k2k │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── myadder.cfg │ ├── qor.json │ ├── scripts │ │ └── gen_xo.tcl │ ├── src │ │ ├── host.cpp │ │ ├── krnl_mm2s.cpp │ │ └── krnl_s2mm.cpp │ ├── utils.mk │ └── xrt.ini ├── rtl_streaming_k2k_mm │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── makefile_us_alveo.mk │ ├── myadder.cfg │ ├── qor.json │ ├── scripts │ │ ├── gen_xo_myadder1.tcl │ │ └── gen_xo_myadder2.tcl │ ├── src │ │ ├── host.cpp │ │ ├── krnl_mm2s.cpp │ │ └── krnl_s2mm.cpp │ ├── utils.mk │ └── xrt.ini ├── rtl_vadd_2clks │ ├── .gitignore │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── scripts │ │ ├── gen_xo.tcl │ │ └── package_kernel.tcl │ ├── src │ │ ├── hdl │ │ │ ├── krnl_vadd_2clk_rtl.v │ │ │ ├── krnl_vadd_2clk_rtl_adder.sv │ │ │ ├── krnl_vadd_2clk_rtl_axi_read_master.sv │ │ │ ├── krnl_vadd_2clk_rtl_axi_write_master.sv │ │ │ ├── krnl_vadd_2clk_rtl_control_s_axi.v │ │ │ ├── krnl_vadd_2clk_rtl_counter.sv │ │ │ └── krnl_vadd_2clk_rtl_int.sv │ │ └── host.cpp │ ├── utils.mk │ ├── vadd_pcie.cfg │ ├── vadd_soc.cfg │ └── xrt.ini ├── rtl_vadd_2kernels │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── scripts │ │ ├── gen_vadd0_xo.tcl │ │ ├── gen_vadd1_xo.tcl │ │ ├── package_kernel_0.tcl │ │ └── package_kernel_1.tcl │ ├── src │ │ ├── host.cpp │ │ ├── ip_0 │ │ │ └── hdl │ │ │ │ ├── krnl_vadd_rtl_0.v │ │ │ │ ├── krnl_vadd_rtl_adder.sv │ │ │ │ ├── krnl_vadd_rtl_axi_read_master.sv │ │ │ │ ├── krnl_vadd_rtl_axi_write_master.sv │ │ │ │ ├── krnl_vadd_rtl_control_s_axi.v │ │ │ │ ├── krnl_vadd_rtl_counter.sv │ │ │ │ └── krnl_vadd_rtl_int.sv │ │ └── ip_1 │ │ │ └── hdl │ │ │ ├── krnl_vadd_rtl_1.v │ │ │ ├── krnl_vadd_rtl_adder.sv │ │ │ ├── krnl_vadd_rtl_axi_read_master.sv │ │ │ ├── krnl_vadd_rtl_axi_write_master.sv │ │ │ ├── krnl_vadd_rtl_control_s_axi.v │ │ │ ├── krnl_vadd_rtl_counter.sv │ │ │ └── krnl_vadd_rtl_int.sv │ ├── utils.mk │ └── xrt.ini ├── rtl_vadd_hw_debug │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── connect_debug_core.xdc │ ├── description.json │ ├── makefile_us_alveo.mk │ ├── myconfig_hw.cfg │ ├── post_dbg_profile_overlay.tcl │ ├── qor.json │ ├── scripts │ │ ├── gen_xo.tcl │ │ └── package_kernel.tcl │ ├── src │ │ ├── hdl │ │ │ ├── krnl_vadd_rtl.v │ │ │ ├── krnl_vadd_rtl_adder.sv │ │ │ ├── krnl_vadd_rtl_axi_read_master.sv │ │ │ ├── krnl_vadd_rtl_axi_write_master.sv │ │ │ ├── krnl_vadd_rtl_control_s_axi.v │ │ │ ├── krnl_vadd_rtl_counter.sv │ │ │ └── krnl_vadd_rtl_int.sv │ │ └── host.cpp │ ├── utils.mk │ └── xrt.ini ├── rtl_vadd_mixed_c_vadd │ ├── Makefile │ ├── README.rst │ ├── config.mk │ ├── description.json │ ├── details.rst │ ├── makefile_us_alveo.mk │ ├── qor.json │ ├── scripts │ │ ├── gen_rtl_vadd_xo.tcl │ │ └── package_kernel.tcl │ ├── src │ │ ├── hdl │ │ │ ├── krnl_vadd_rtl.v │ │ │ ├── krnl_vadd_rtl_adder.sv │ │ │ ├── krnl_vadd_rtl_axi_read_master.sv │ │ │ ├── krnl_vadd_rtl_axi_write_master.sv │ │ │ ├── krnl_vadd_rtl_control_s_axi.v │ │ │ ├── krnl_vadd_rtl_counter.sv │ │ │ └── krnl_vadd_rtl_int.sv │ │ ├── host.cpp │ │ └── krnl_vadd.cpp │ ├── utils.mk │ └── xrt.ini ├── summary.json └── summary.mk └── sys_opt ├── README.rst ├── kernel_swap ├── Makefile ├── README.rst ├── config.mk ├── description.json ├── details.rst ├── makefile_us_alveo.mk ├── qor.json ├── src │ ├── host.cpp │ ├── krnl_vadd.cpp │ └── krnl_vmul.cpp ├── utils.mk └── xrt.ini ├── multiple_devices ├── Makefile ├── README.rst ├── description.json ├── details.rst ├── makefile_us_alveo.mk ├── qor.json ├── src │ ├── host.cpp │ └── vector_addition.cpp ├── utils.mk └── xrt.ini ├── multiple_process ├── Makefile ├── README.rst ├── description.json ├── details.rst ├── makefile_us_alveo.mk ├── qor.json ├── src │ ├── host.cpp │ ├── krnl_vadd.cpp │ ├── krnl_vmul.cpp │ ├── krnl_vsub.cpp │ └── multi_krnl.h ├── utils.mk └── xrt.ini ├── summary.json └── summary.mk /.LICENSE_IGNORE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/.LICENSE_IGNORE.txt -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/.gitignore -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /GUIREADME.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/GUIREADME.md -------------------------------------------------------------------------------- /Jenkinsfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/Jenkinsfile -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/README.md -------------------------------------------------------------------------------- /common/.clang-format: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/.clang-format -------------------------------------------------------------------------------- /common/data/xilinx_img.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/data/xilinx_img.bmp -------------------------------------------------------------------------------- /common/data/xilinx_logo.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/data/xilinx_logo.bmp -------------------------------------------------------------------------------- /common/includes/bitmap/bitmap.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/bitmap/bitmap.cpp -------------------------------------------------------------------------------- /common/includes/bitmap/bitmap.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/bitmap/bitmap.h -------------------------------------------------------------------------------- /common/includes/cmdparser/cmdlineparser.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/cmdparser/cmdlineparser.cpp -------------------------------------------------------------------------------- /common/includes/cmdparser/cmdlineparser.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/cmdparser/cmdlineparser.h -------------------------------------------------------------------------------- /common/includes/logger/logger.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/logger/logger.cpp -------------------------------------------------------------------------------- /common/includes/logger/logger.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/logger/logger.h -------------------------------------------------------------------------------- /common/includes/oclHelper/oclErrorCodes.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/oclHelper/oclErrorCodes.cpp -------------------------------------------------------------------------------- /common/includes/oclHelper/oclHelper.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/oclHelper/oclHelper.cpp -------------------------------------------------------------------------------- /common/includes/oclHelper/oclHelper.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/oclHelper/oclHelper.h -------------------------------------------------------------------------------- /common/includes/oclHelper/oclHelper.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/oclHelper/oclHelper.mk -------------------------------------------------------------------------------- /common/includes/simplebmp/simplebmp.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/simplebmp/simplebmp.cpp -------------------------------------------------------------------------------- /common/includes/simplebmp/simplebmp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/simplebmp/simplebmp.h -------------------------------------------------------------------------------- /common/includes/simplebmp/simplebmp.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/simplebmp/simplebmp.mk -------------------------------------------------------------------------------- /common/includes/xcl2/xcl2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/xcl2/xcl2.cpp -------------------------------------------------------------------------------- /common/includes/xcl2/xcl2.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/includes/xcl2/xcl2.hpp -------------------------------------------------------------------------------- /common/utility/Consolidation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/Consolidation.py -------------------------------------------------------------------------------- /common/utility/build_what.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/build_what.sh -------------------------------------------------------------------------------- /common/utility/check_descr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_descr.py -------------------------------------------------------------------------------- /common/utility/check_json.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_json.py -------------------------------------------------------------------------------- /common/utility/check_license.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_license.sh -------------------------------------------------------------------------------- /common/utility/check_makefile.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_makefile.sh -------------------------------------------------------------------------------- /common/utility/check_readme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_readme.sh -------------------------------------------------------------------------------- /common/utility/check_target_device.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/check_target_device.py -------------------------------------------------------------------------------- /common/utility/create_catalog.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/create_catalog.py -------------------------------------------------------------------------------- /common/utility/custom_dfx_check.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/custom_dfx_check.sh -------------------------------------------------------------------------------- /common/utility/custom_platform_check.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/custom_platform_check.py -------------------------------------------------------------------------------- /common/utility/device_list.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/device_list.py -------------------------------------------------------------------------------- /common/utility/hls_qor_check.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/hls_qor_check.py -------------------------------------------------------------------------------- /common/utility/io_page_maker.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/io_page_maker.sh -------------------------------------------------------------------------------- /common/utility/makefile_gen/descgen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/descgen.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/makegen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/makegen.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/makegen_us_alveo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/makegen_us_alveo.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/makegen_versal_alveo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/makegen_versal_alveo.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/makegen_versal_ps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/makegen_versal_ps.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/makegen_zynqmp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/makegen_zynqmp.py -------------------------------------------------------------------------------- /common/utility/makefile_gen/update_descgen_all.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/update_descgen_all.sh -------------------------------------------------------------------------------- /common/utility/makefile_gen/update_makegen_all.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/makefile_gen/update_makegen_all.sh -------------------------------------------------------------------------------- /common/utility/md2rst/md2rst.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/md2rst/md2rst.py -------------------------------------------------------------------------------- /common/utility/md2rst/update_md2rst_all.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/md2rst/update_md2rst_all.sh -------------------------------------------------------------------------------- /common/utility/parse_platform_list.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/parse_platform_list.py -------------------------------------------------------------------------------- /common/utility/platform_files/u2.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_files/u2.json -------------------------------------------------------------------------------- /common/utility/platform_files/v70.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_files/v70.json -------------------------------------------------------------------------------- /common/utility/platform_files/vck_gen3x16.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_files/vck_gen3x16.json -------------------------------------------------------------------------------- /common/utility/platform_files/vck_gen4x8.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_files/vck_gen4x8.json -------------------------------------------------------------------------------- /common/utility/platform_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_gen.py -------------------------------------------------------------------------------- /common/utility/platform_ref.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/platform_ref.json -------------------------------------------------------------------------------- /common/utility/readme_gen/gs_summary.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/readme_gen/gs_summary.py -------------------------------------------------------------------------------- /common/utility/readme_gen/gs_summary_subdir.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/readme_gen/gs_summary_subdir.py -------------------------------------------------------------------------------- /common/utility/readme_gen/gs_summary_util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/readme_gen/gs_summary_util.py -------------------------------------------------------------------------------- /common/utility/readme_gen/readme_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/readme_gen/readme_gen.py -------------------------------------------------------------------------------- /common/utility/readme_gen/update_all_readme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/readme_gen/update_all_readme.sh -------------------------------------------------------------------------------- /common/utility/reference.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/reference.json -------------------------------------------------------------------------------- /common/utility/run_emulation.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/run_emulation.pl -------------------------------------------------------------------------------- /common/utility/run_emulation_external_io.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/common/utility/run_emulation_external_io.pl -------------------------------------------------------------------------------- /hello_world/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/Makefile -------------------------------------------------------------------------------- /hello_world/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/README.rst -------------------------------------------------------------------------------- /hello_world/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/description.json -------------------------------------------------------------------------------- /hello_world/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/details.rst -------------------------------------------------------------------------------- /hello_world/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/makefile_us_alveo.mk -------------------------------------------------------------------------------- /hello_world/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/qor.json -------------------------------------------------------------------------------- /hello_world/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/src/host.cpp -------------------------------------------------------------------------------- /hello_world/src/vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/src/vadd.cpp -------------------------------------------------------------------------------- /hello_world/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/hello_world/utils.mk -------------------------------------------------------------------------------- /hello_world/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_py/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/README.rst -------------------------------------------------------------------------------- /host_py/hello_world_py/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/Makefile -------------------------------------------------------------------------------- /host_py/hello_world_py/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/README.rst -------------------------------------------------------------------------------- /host_py/hello_world_py/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/description.json -------------------------------------------------------------------------------- /host_py/hello_world_py/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/details.rst -------------------------------------------------------------------------------- /host_py/hello_world_py/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_py/hello_world_py/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/qor.json -------------------------------------------------------------------------------- /host_py/hello_world_py/src/host.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/src/host.py -------------------------------------------------------------------------------- /host_py/hello_world_py/src/utils_binding.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/src/utils_binding.py -------------------------------------------------------------------------------- /host_py/hello_world_py/src/vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/src/vadd.cpp -------------------------------------------------------------------------------- /host_py/hello_world_py/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/utils.mk -------------------------------------------------------------------------------- /host_py/hello_world_py/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/hello_world_py/xrt.ini -------------------------------------------------------------------------------- /host_py/summary.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/summary.json -------------------------------------------------------------------------------- /host_py/summary.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_py/summary.mk -------------------------------------------------------------------------------- /host_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/src/vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/src/vadd.cpp -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/asynchronous_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/asynchronous_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/src/vector_addition.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/src/vector_addition.cpp -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/copy_buffer_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/copy_buffer_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/src/dummy_kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/src/dummy_kernel.cpp -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/data_transfer_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/data_transfer_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/krnl_vadd.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/krnl_vadd.cfg -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/hbm_simple_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/hbm_simple_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_buffer_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_buffer_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/config.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/conn_hbm.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/conn_hbm.cfg -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/krnl_vadd.cfg: -------------------------------------------------------------------------------- 1 | [connectivity] 2 | sp=copy_kernel_1.a:HOST[0] 3 | -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/src/copy_kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/src/copy_kernel.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_copy_kernel_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_copy_kernel_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/config.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/krnl_vadd.cfg: -------------------------------------------------------------------------------- 1 | [connectivity] 2 | sp=krnl_vadd_1.m_axi_gmem:HOST[0] 3 | -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/src/kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/src/kernel.cpp -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/host_memory_simple_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/host_memory_simple_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/kernel_chain/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/Makefile -------------------------------------------------------------------------------- /host_xrt/kernel_chain/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/README.rst -------------------------------------------------------------------------------- /host_xrt/kernel_chain/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/description.json -------------------------------------------------------------------------------- /host_xrt/kernel_chain/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/details.rst -------------------------------------------------------------------------------- /host_xrt/kernel_chain/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/kernel_chain/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/qor.json -------------------------------------------------------------------------------- /host_xrt/kernel_chain/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/kernel_chain/src/krnl_chain_mmult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/src/krnl_chain_mmult.cpp -------------------------------------------------------------------------------- /host_xrt/kernel_chain/src/krnl_mmult.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/src/krnl_mmult.hpp -------------------------------------------------------------------------------- /host_xrt/kernel_chain/src/krnl_simple_mmult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/src/krnl_simple_mmult.cpp -------------------------------------------------------------------------------- /host_xrt/kernel_chain/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/utils.mk -------------------------------------------------------------------------------- /host_xrt/kernel_chain/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/kernel_chain/xrt.ini -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/mailbox_auto_restart.cfg: -------------------------------------------------------------------------------- 1 | [hls] 2 | pre_tcl=runPre.tcl 3 | -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/runPre.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/runPre.tcl -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/src/mbox_autorestart.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/src/mbox_autorestart.cpp -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mailbox_auto_restart_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/mailbox_auto_restart_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/src/vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/src/vadd.cpp -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/mult_compute_units_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/vadd.cfg: -------------------------------------------------------------------------------- 1 | [connectivity] 2 | nk=vadd:4 3 | -------------------------------------------------------------------------------- /host_xrt/mult_compute_units_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/src/vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/src/vadd.cpp -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/vadd.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/multiple_cus_asymmetrical_xrt/vadd.cfg -------------------------------------------------------------------------------- /host_xrt/multiple_cus_asymmetrical_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/src/increment.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/src/increment.cpp -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_fpga2fpga_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/p2p_fpga2fpga_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/config.mk -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/data/sample.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/data/sample.txt -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/src/adder.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/src/adder.cpp -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/p2p_simple_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/p2p_simple_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/krnl_incr.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/krnl_incr.cfg -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/src/increment.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/src/increment.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/src/mem_read.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/src/mem_read.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/src/mem_write.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/src/mem_write.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_free_running_k2k_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/streaming_free_running_k2k_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | 4 | [Runtime] 5 | hal_log=halout 6 | -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/Makefile -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/README.rst -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/description.json -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/details.rst -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/krnl_stream_vadd_vmult.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/krnl_stream_vadd_vmult.cfg -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/qor.json -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/src/host.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/src/krnl_stream_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/src/krnl_stream_vadd.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/src/krnl_stream_vmult.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/src/krnl_stream_vmult.cpp -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/streaming_k2k_mm_xrt/utils.mk -------------------------------------------------------------------------------- /host_xrt/streaming_k2k_mm_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /host_xrt/summary.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/summary.json -------------------------------------------------------------------------------- /host_xrt/summary.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/host_xrt/summary.mk -------------------------------------------------------------------------------- /performance/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/README.rst -------------------------------------------------------------------------------- /performance/axi_burst_performance/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/Makefile -------------------------------------------------------------------------------- /performance/axi_burst_performance/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/README.rst -------------------------------------------------------------------------------- /performance/axi_burst_performance/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/description.json -------------------------------------------------------------------------------- /performance/axi_burst_performance/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/details.rst -------------------------------------------------------------------------------- /performance/axi_burst_performance/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/axi_burst_performance/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/qor.json -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/host.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_common.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_common.hpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_1.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_2.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_3.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_3.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_4.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_4.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_5.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_5.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_256bit_6.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_256bit_6.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_1.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_1.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_2.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_2.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_3.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_3.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_4.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_4.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_5.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_5.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/src/test_kernel_maxi_512bit_6.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/src/test_kernel_maxi_512bit_6.cpp -------------------------------------------------------------------------------- /performance/axi_burst_performance/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/utils.mk -------------------------------------------------------------------------------- /performance/axi_burst_performance/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/axi_burst_performance/xrt.ini -------------------------------------------------------------------------------- /performance/hbm_bandwidth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/Makefile -------------------------------------------------------------------------------- /performance/hbm_bandwidth/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/README.rst -------------------------------------------------------------------------------- /performance/hbm_bandwidth/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/description.json -------------------------------------------------------------------------------- /performance/hbm_bandwidth/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/details.rst -------------------------------------------------------------------------------- /performance/hbm_bandwidth/krnl_vaddmul.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/krnl_vaddmul.cfg -------------------------------------------------------------------------------- /performance/hbm_bandwidth/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/hbm_bandwidth/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/qor.json -------------------------------------------------------------------------------- /performance/hbm_bandwidth/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/src/host.cpp -------------------------------------------------------------------------------- /performance/hbm_bandwidth/src/krnl_vaddmul.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/src/krnl_vaddmul.cpp -------------------------------------------------------------------------------- /performance/hbm_bandwidth/src/krnl_vaddmul.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/src/krnl_vaddmul.h -------------------------------------------------------------------------------- /performance/hbm_bandwidth/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/utils.mk -------------------------------------------------------------------------------- /performance/hbm_bandwidth/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth/xrt.ini -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/Makefile -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/README.rst -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/description.json -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/details.rst -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/krnl_vaddmul.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/krnl_vaddmul.cfg -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/qor.json -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/src/host.cpp -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/src/krnl_vaddmul.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/src/krnl_vaddmul.cpp -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/src/krnl_vaddmul.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/src/krnl_vaddmul.h -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/utils.mk -------------------------------------------------------------------------------- /performance/hbm_bandwidth_pseudo_random/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/hbm_bandwidth_pseudo_random/xrt.ini -------------------------------------------------------------------------------- /performance/host_global_bandwidth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/Makefile -------------------------------------------------------------------------------- /performance/host_global_bandwidth/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/README.rst -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u2.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u2.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u200.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u200.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u25.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u25.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u250.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u250.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u280.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u280.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u30.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u30.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u50.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u50.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_u55.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_u55.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/conn_x3522pv.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/conn_x3522pv.cfg -------------------------------------------------------------------------------- /performance/host_global_bandwidth/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/description.json -------------------------------------------------------------------------------- /performance/host_global_bandwidth/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/details.rst -------------------------------------------------------------------------------- /performance/host_global_bandwidth/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/host_global_bandwidth/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/qor.json -------------------------------------------------------------------------------- /performance/host_global_bandwidth/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/src/host.cpp -------------------------------------------------------------------------------- /performance/host_global_bandwidth/src/kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/src/kernel.cpp -------------------------------------------------------------------------------- /performance/host_global_bandwidth/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/utils.mk -------------------------------------------------------------------------------- /performance/host_global_bandwidth/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_global_bandwidth/xrt.ini -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/Makefile -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/README.rst -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/config.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/description.json -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/details.rst -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/krnl_bandwidth.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/krnl_bandwidth.cfg -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/qor.json -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/src/bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/src/bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/src/host.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/src/read_bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/src/read_bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/src/write_bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/src/write_bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth/utils.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | #lop_trace=true 3 | -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/Makefile -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/README.rst -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/bandwidth.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/bandwidth.cfg -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/config.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/description.json -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/details.rst -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/qor.json -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/src/bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/src/bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/src/host.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/src/read_bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/src/read_bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/src/write_bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/src/write_bandwidth.cpp -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/host_memory_bandwidth_xrt/utils.mk -------------------------------------------------------------------------------- /performance/host_memory_bandwidth_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | native_xrt_trace=true 3 | -------------------------------------------------------------------------------- /performance/iops_test_xrt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/Makefile -------------------------------------------------------------------------------- /performance/iops_test_xrt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/README.rst -------------------------------------------------------------------------------- /performance/iops_test_xrt/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/description.json -------------------------------------------------------------------------------- /performance/iops_test_xrt/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/details.rst -------------------------------------------------------------------------------- /performance/iops_test_xrt/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/iops_test_xrt/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/qor.json -------------------------------------------------------------------------------- /performance/iops_test_xrt/src/hello.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/src/hello.cpp -------------------------------------------------------------------------------- /performance/iops_test_xrt/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/src/host.cpp -------------------------------------------------------------------------------- /performance/iops_test_xrt/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/iops_test_xrt/utils.mk -------------------------------------------------------------------------------- /performance/iops_test_xrt/xrt.ini: -------------------------------------------------------------------------------- 1 | [Debug] 2 | lop_trace=true 3 | 4 | [Runtime] 5 | ert=false 6 | -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/1bank.cfg: -------------------------------------------------------------------------------- 1 | [connectivity] 2 | sp=bandwidth_1.m_axi_gmem0:DDR[0] 3 | -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/2bank.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/2bank.cfg -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/3bank.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/3bank.cfg -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/Makefile -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/README.rst -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/bandwidth.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/bandwidth.cfg -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/config.mk -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/description.json -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/details.rst -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/hls_config.tcl: -------------------------------------------------------------------------------- 1 | config_interface -m_axi_auto_max_ports=true 2 | -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/qor.json -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/src/kernel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/src/kernel.cpp -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/src/kernel_global_bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/src/kernel_global_bandwidth.cpp -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/utils.mk -------------------------------------------------------------------------------- /performance/kernel_global_bandwidth/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/kernel_global_bandwidth/xrt.ini -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/Makefile -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/README.rst -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/description.json -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/details.rst -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/makefile_us_alveo.mk -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/qor.json -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/src/bandwidth.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/src/bandwidth.cpp -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/src/host.cpp -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/utils.mk -------------------------------------------------------------------------------- /performance/p2p_fpga2fpga_bandwidth/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/p2p_fpga2fpga_bandwidth/xrt.ini -------------------------------------------------------------------------------- /performance/summary.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/summary.json -------------------------------------------------------------------------------- /performance/summary.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/performance/summary.mk -------------------------------------------------------------------------------- /rtl_kernels/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/.gitignore -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/adder.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/adder.cfg -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/details.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/scripts/gen_adder_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/scripts/gen_adder_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/scripts/gen_input_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/scripts/gen_input_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/scripts/gen_output_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/scripts/gen_output_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/component.xml -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/src/krnl_input_stage_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_1/xgui/krnl_input_stage_rtl_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_1/xgui/krnl_input_stage_rtl_v1_0.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/component.xml -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/src/krnl_adder_stage_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_2/xgui/krnl_adder_stage_rtl_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_2/xgui/krnl_adder_stage_rtl_v1_0.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/component.xml -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_register_slice.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/src/krnl_output_stage_rtl_register_slice.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/src/ip/ip_3/xgui/krnl_output_stage_rtl_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/src/ip/ip_3/xgui/krnl_output_stage_rtl_v1_0.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_adder_streams/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_adder_streams/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/details.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/myadder.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/myadder.cfg -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/scripts/gen_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/scripts/gen_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/src/krnl_mm2s.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/src/krnl_mm2s.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/src/krnl_s2mm.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/src/krnl_s2mm.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_free_running_k2k/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_free_running_k2k/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/myadder.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/myadder.cfg -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/scripts/gen_xo_myadder1.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/scripts/gen_xo_myadder1.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/scripts/gen_xo_myadder2.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/scripts/gen_xo_myadder2.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/src/krnl_mm2s.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/src/krnl_mm2s.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/src/krnl_s2mm.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/src/krnl_s2mm.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_streaming_k2k_mm/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_streaming_k2k_mm/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/.gitignore -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/details.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/scripts/gen_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/scripts/gen_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/scripts/package_kernel.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/scripts/package_kernel.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/hdl/krnl_vadd_2clk_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/vadd_pcie.cfg: -------------------------------------------------------------------------------- 1 | kernel_frequency=0:150|1:250 2 | -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/vadd_soc.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/vadd_soc.cfg -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2clks/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2clks/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/details.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/scripts/gen_vadd0_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/scripts/gen_vadd0_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/scripts/gen_vadd1_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/scripts/gen_vadd1_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/scripts/package_kernel_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/scripts/package_kernel_0.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/scripts/package_kernel_1.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/scripts/package_kernel_1.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_0.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_0/hdl/krnl_vadd_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_1.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/src/ip_1/hdl/krnl_vadd_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_2kernels/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_2kernels/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/connect_debug_core.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/connect_debug_core.xdc -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/myconfig_hw.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/myconfig_hw.cfg -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/post_dbg_profile_overlay.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/post_dbg_profile_overlay.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/scripts/gen_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/scripts/gen_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/scripts/package_kernel.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/scripts/package_kernel.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/hdl/krnl_vadd_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_hw_debug/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_hw_debug/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/Makefile -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/README.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/config.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/description.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/details.rst -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/makefile_us_alveo.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/qor.json -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/scripts/gen_rtl_vadd_xo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/scripts/gen_rtl_vadd_xo.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/scripts/package_kernel.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/scripts/package_kernel.tcl -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_adder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_adder.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_axi_read_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_axi_read_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_axi_write_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_axi_write_master.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_control_s_axi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_control_s_axi.v -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_counter.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_int.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/hdl/krnl_vadd_rtl_int.sv -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/host.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/utils.mk -------------------------------------------------------------------------------- /rtl_kernels/rtl_vadd_mixed_c_vadd/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/rtl_vadd_mixed_c_vadd/xrt.ini -------------------------------------------------------------------------------- /rtl_kernels/summary.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/summary.json -------------------------------------------------------------------------------- /rtl_kernels/summary.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/rtl_kernels/summary.mk -------------------------------------------------------------------------------- /sys_opt/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/README.rst -------------------------------------------------------------------------------- /sys_opt/kernel_swap/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/Makefile -------------------------------------------------------------------------------- /sys_opt/kernel_swap/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/README.rst -------------------------------------------------------------------------------- /sys_opt/kernel_swap/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/config.mk -------------------------------------------------------------------------------- /sys_opt/kernel_swap/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/description.json -------------------------------------------------------------------------------- /sys_opt/kernel_swap/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/details.rst -------------------------------------------------------------------------------- /sys_opt/kernel_swap/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/makefile_us_alveo.mk -------------------------------------------------------------------------------- /sys_opt/kernel_swap/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/qor.json -------------------------------------------------------------------------------- /sys_opt/kernel_swap/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/src/host.cpp -------------------------------------------------------------------------------- /sys_opt/kernel_swap/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /sys_opt/kernel_swap/src/krnl_vmul.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/src/krnl_vmul.cpp -------------------------------------------------------------------------------- /sys_opt/kernel_swap/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/utils.mk -------------------------------------------------------------------------------- /sys_opt/kernel_swap/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/kernel_swap/xrt.ini -------------------------------------------------------------------------------- /sys_opt/multiple_devices/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/Makefile -------------------------------------------------------------------------------- /sys_opt/multiple_devices/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/README.rst -------------------------------------------------------------------------------- /sys_opt/multiple_devices/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/description.json -------------------------------------------------------------------------------- /sys_opt/multiple_devices/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/details.rst -------------------------------------------------------------------------------- /sys_opt/multiple_devices/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/makefile_us_alveo.mk -------------------------------------------------------------------------------- /sys_opt/multiple_devices/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/qor.json -------------------------------------------------------------------------------- /sys_opt/multiple_devices/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/src/host.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_devices/src/vector_addition.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/src/vector_addition.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_devices/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/utils.mk -------------------------------------------------------------------------------- /sys_opt/multiple_devices/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_devices/xrt.ini -------------------------------------------------------------------------------- /sys_opt/multiple_process/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/Makefile -------------------------------------------------------------------------------- /sys_opt/multiple_process/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/README.rst -------------------------------------------------------------------------------- /sys_opt/multiple_process/description.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/description.json -------------------------------------------------------------------------------- /sys_opt/multiple_process/details.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/details.rst -------------------------------------------------------------------------------- /sys_opt/multiple_process/makefile_us_alveo.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/makefile_us_alveo.mk -------------------------------------------------------------------------------- /sys_opt/multiple_process/qor.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/qor.json -------------------------------------------------------------------------------- /sys_opt/multiple_process/src/host.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/src/host.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_process/src/krnl_vadd.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/src/krnl_vadd.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_process/src/krnl_vmul.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/src/krnl_vmul.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_process/src/krnl_vsub.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/src/krnl_vsub.cpp -------------------------------------------------------------------------------- /sys_opt/multiple_process/src/multi_krnl.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/src/multi_krnl.h -------------------------------------------------------------------------------- /sys_opt/multiple_process/utils.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/utils.mk -------------------------------------------------------------------------------- /sys_opt/multiple_process/xrt.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/multiple_process/xrt.ini -------------------------------------------------------------------------------- /sys_opt/summary.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/summary.json -------------------------------------------------------------------------------- /sys_opt/summary.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/Xilinx/Vitis_Accel_Examples/HEAD/sys_opt/summary.mk --------------------------------------------------------------------------------