├── .devcontainer ├── backend-container │ ├── Dockerfile.django.devContainer │ └── devcontainer.json ├── docker-compose.yml └── web-container │ ├── Dockerfile.node.devContainer │ └── devcontainer.json ├── .env ├── .github └── workflows │ └── test.yml ├── .gitignore ├── LICENSE ├── README.md ├── assets ├── 2to1mux.yml ├── 2to1mux_modify.yml ├── decoder_38.yml ├── output_one.yaml ├── output_zero.yml ├── test.yaml ├── triple_comparator.yml └── xnor_gate.yml ├── backend ├── .coveragerc ├── Dockerfile.django ├── Dockerfile.judger ├── README.md ├── backend │ ├── __init__.py │ ├── asgi.py │ ├── settings │ │ ├── __init__.py │ │ ├── base.py │ │ ├── dev.py │ │ └── prod.py │ ├── urls.py │ └── wsgi.py ├── cas_client.py ├── discussion │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ ├── 0002_auto_20220225_2205.py │ │ ├── 0003_auto_20220225_2241.py │ │ ├── 0004_alter_comment_parent.py │ │ ├── 0005_remove_comment_is_removed.py │ │ └── __init__.py │ ├── models.py │ ├── serializers.py │ ├── urls.py │ └── views.py ├── file │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ └── __init__.py │ ├── models.py │ ├── permissions.py │ ├── serializers.py │ ├── templates │ │ └── admin │ │ │ └── widgets │ │ │ └── custom_file_input.html │ ├── urls.py │ └── views.py ├── judge │ ├── __init__.py │ ├── celery.py │ ├── executor │ │ ├── __init__.py │ │ ├── annotated_subprocess.py │ │ ├── base.py │ │ ├── docker.py │ │ └── local.py │ ├── judge.py │ ├── judger_auth.py │ └── tasks.py ├── manage.py ├── news │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ └── __init__.py │ ├── models.py │ ├── serializers.py │ ├── urls.py │ └── views.py ├── problem │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ ├── 0002_auto_20201213_1507.py │ │ ├── 0003_problem_owner.py │ │ ├── 0004_auto_20210115_2129.py │ │ ├── 0005_auto_20210115_2139.py │ │ ├── 0006_auto_20210918_2120.py │ │ └── __init__.py │ ├── models.py │ ├── serializers.py │ ├── templates │ │ └── admin │ │ │ ├── custom_change_list.html │ │ │ └── import_yaml.html │ ├── urls.py │ └── views.py ├── requirements.txt ├── storage │ └── .gitkeep ├── submission │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ ├── 0002_auto_20200918_1006.py │ │ └── __init__.py │ ├── models.py │ ├── serializers.py │ ├── urls.py │ └── views.py ├── test │ ├── __init__.py │ ├── client │ │ ├── README.md │ │ ├── __init__.py │ │ ├── test_anon_user.py │ │ ├── test_judger_user.py │ │ ├── test_security.py │ │ └── tmp_storage │ │ │ ├── .gitignore │ │ │ └── .gitkeep │ └── functional │ │ └── test_backend.py ├── user │ ├── __init__.py │ ├── admin.py │ ├── apps.py │ ├── migrations │ │ ├── 0001_initial.py │ │ ├── 0002_user_is_password_strong.py │ │ └── __init__.py │ ├── models.py │ ├── permissions.py │ ├── serializers.py │ ├── urls.py │ └── views.py └── utilities │ ├── __init__.py │ ├── data_transfer.py │ └── integrity.py ├── daily ├── 0322.md ├── 0329.md ├── 0405.md └── 0412.md ├── deploy ├── Dockerfile.judge-env ├── README.md └── requirements-judger.txt ├── doc ├── design │ ├── 后端接口.md │ ├── 接口设计和项目开发规范.md │ ├── 数据库设计.md │ ├── 用户故事重做.md │ ├── 用户组与权限设计.md │ └── 页面&数据库设计.md ├── fig │ ├── 信息结构图.pdf │ └── 脑图.jpg ├── operation │ ├── Architecture_HOWTO.md │ ├── Problem_add_HOWTO.md │ └── Test_HOWTO.md ├── plan │ └── 开发计划.md ├── research │ ├── OpenTimer时序分析.md │ ├── Verilog仿真和综合工具.md │ ├── assets │ │ ├── image-20200327162358933.png │ │ ├── image-20200327162516065.png │ │ ├── image-20200327162625966.png │ │ ├── image-20200327162812571.png │ │ ├── image-20200327185315630.png │ │ └── ot_dump_graph.png │ ├── 传统OJ的后端实现.md │ ├── 在线编辑和错误提示.md │ ├── 对于OnlineJudge用户管理的调研.md │ └── 性能指标评价.md └── submission │ ├── verilog_OJ 小组成员分工.md │ └── 自选题目_YAVG_10.pdf ├── docker-compose.yml ├── frontend ├── .dockerignore ├── .editorconfig ├── .env ├── .gitignore ├── Dockerfile.nginx ├── README.md ├── babel.config.js ├── jest.config.js ├── jsconfig.json ├── nginx-site.conf ├── package-lock.json ├── package.json ├── public │ ├── favicon.ico │ ├── index.html │ ├── robots.txt │ └── testcase-templates │ │ ├── behavorial-default │ │ ├── code_ref.v │ │ ├── index.json │ │ ├── main.sh │ │ ├── template_code.v │ │ ├── testbench.v │ │ ├── vcd_main.py │ │ ├── vcd_visualize.py │ │ └── wavedump.py │ │ └── index.json ├── src │ ├── App.vue │ ├── assets │ │ └── site.css │ ├── components │ │ ├── admin │ │ │ └── adminaddproblem.vue │ │ ├── error │ │ │ └── notfound.vue │ │ ├── guide │ │ │ ├── basicinfo.vue │ │ │ ├── combSteps.vue │ │ │ ├── combinational.vue │ │ │ └── portinfo.vue │ │ ├── main.vue │ │ ├── mainpage │ │ │ ├── admin.vue │ │ │ ├── contest.vue │ │ │ ├── discussion.vue │ │ │ ├── homework.vue │ │ │ ├── newsdetail.vue │ │ │ ├── problem.vue │ │ │ ├── rank.vue │ │ │ ├── setting.vue │ │ │ ├── statue.vue │ │ │ ├── submission.vue │ │ │ ├── topic.vue │ │ │ └── user.vue │ │ ├── problem │ │ │ ├── old_problem.vue │ │ │ ├── problemdetail.vue │ │ │ ├── problemedit.vue │ │ │ └── problemedit_bak.vue │ │ └── utils │ │ │ ├── contestmini.vue │ │ │ ├── markdownIt.vue │ │ │ ├── markdowneditor.vue │ │ │ ├── newsboard.vue │ │ │ ├── probsearch.vue │ │ │ ├── prostatistice.vue │ │ │ ├── ratingrule.vue │ │ │ ├── submitcard.vue │ │ │ ├── taglist.vue │ │ │ ├── userhyperlink.vue │ │ │ ├── wavedrom.vue │ │ │ └── welcomemessage.vue │ ├── login.vue │ ├── main.js │ ├── mandatoryPasswordChange.vue │ ├── register.vue │ ├── router │ │ └── index.js │ └── utils │ │ └── timeUtil.js ├── static │ └── .gitkeep ├── tests │ └── unit │ │ ├── admin.spec.js │ │ ├── adminaddproblem.spec.js │ │ ├── contestannounce.spec.js │ │ ├── contestsubmit.spec.js │ │ ├── login.spec.js │ │ ├── main.spec.js │ │ ├── probsearch.spec.js │ │ ├── register.spec.js │ │ └── wavedrom.spec.js └── vue.config.js ├── judger ├── judge.py ├── scripts │ └── icarus_wave_cmp │ │ ├── main.sh │ │ └── test.sh └── test │ ├── README.md │ ├── cases │ └── icarus_test.py │ └── runner.py └── maintenance ├── backup.sh └── restore.sh /.devcontainer/backend-container/Dockerfile.django.devContainer: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.devcontainer/backend-container/Dockerfile.django.devContainer -------------------------------------------------------------------------------- /.devcontainer/backend-container/devcontainer.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.devcontainer/backend-container/devcontainer.json -------------------------------------------------------------------------------- /.devcontainer/docker-compose.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.devcontainer/docker-compose.yml -------------------------------------------------------------------------------- /.devcontainer/web-container/Dockerfile.node.devContainer: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.devcontainer/web-container/Dockerfile.node.devContainer -------------------------------------------------------------------------------- /.devcontainer/web-container/devcontainer.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.devcontainer/web-container/devcontainer.json -------------------------------------------------------------------------------- /.env: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.env -------------------------------------------------------------------------------- /.github/workflows/test.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.github/workflows/test.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/README.md -------------------------------------------------------------------------------- /assets/2to1mux.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/2to1mux.yml -------------------------------------------------------------------------------- /assets/2to1mux_modify.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/2to1mux_modify.yml -------------------------------------------------------------------------------- /assets/decoder_38.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/decoder_38.yml -------------------------------------------------------------------------------- /assets/output_one.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/output_one.yaml -------------------------------------------------------------------------------- /assets/output_zero.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/output_zero.yml -------------------------------------------------------------------------------- /assets/test.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/test.yaml -------------------------------------------------------------------------------- /assets/triple_comparator.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/triple_comparator.yml -------------------------------------------------------------------------------- /assets/xnor_gate.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/assets/xnor_gate.yml -------------------------------------------------------------------------------- /backend/.coveragerc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/.coveragerc -------------------------------------------------------------------------------- /backend/Dockerfile.django: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/Dockerfile.django -------------------------------------------------------------------------------- /backend/Dockerfile.judger: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/Dockerfile.judger -------------------------------------------------------------------------------- /backend/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/README.md -------------------------------------------------------------------------------- /backend/backend/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/backend/asgi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/asgi.py -------------------------------------------------------------------------------- /backend/backend/settings/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/settings/__init__.py -------------------------------------------------------------------------------- /backend/backend/settings/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/settings/base.py -------------------------------------------------------------------------------- /backend/backend/settings/dev.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/settings/dev.py -------------------------------------------------------------------------------- /backend/backend/settings/prod.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/settings/prod.py -------------------------------------------------------------------------------- /backend/backend/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/urls.py -------------------------------------------------------------------------------- /backend/backend/wsgi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/backend/wsgi.py -------------------------------------------------------------------------------- /backend/cas_client.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/cas_client.py -------------------------------------------------------------------------------- /backend/discussion/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/discussion/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/admin.py -------------------------------------------------------------------------------- /backend/discussion/apps.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/discussion/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/discussion/migrations/0002_auto_20220225_2205.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/migrations/0002_auto_20220225_2205.py -------------------------------------------------------------------------------- /backend/discussion/migrations/0003_auto_20220225_2241.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/migrations/0003_auto_20220225_2241.py -------------------------------------------------------------------------------- /backend/discussion/migrations/0004_alter_comment_parent.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/migrations/0004_alter_comment_parent.py -------------------------------------------------------------------------------- /backend/discussion/migrations/0005_remove_comment_is_removed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/migrations/0005_remove_comment_is_removed.py -------------------------------------------------------------------------------- /backend/discussion/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/discussion/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/models.py -------------------------------------------------------------------------------- /backend/discussion/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/serializers.py -------------------------------------------------------------------------------- /backend/discussion/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/urls.py -------------------------------------------------------------------------------- /backend/discussion/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/discussion/views.py -------------------------------------------------------------------------------- /backend/file/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/file/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/admin.py -------------------------------------------------------------------------------- /backend/file/apps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/apps.py -------------------------------------------------------------------------------- /backend/file/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/file/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/file/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/models.py -------------------------------------------------------------------------------- /backend/file/permissions.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/permissions.py -------------------------------------------------------------------------------- /backend/file/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/serializers.py -------------------------------------------------------------------------------- /backend/file/templates/admin/widgets/custom_file_input.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/templates/admin/widgets/custom_file_input.html -------------------------------------------------------------------------------- /backend/file/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/urls.py -------------------------------------------------------------------------------- /backend/file/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/file/views.py -------------------------------------------------------------------------------- /backend/judge/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/judge/celery.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/celery.py -------------------------------------------------------------------------------- /backend/judge/executor/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/judge/executor/annotated_subprocess.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/executor/annotated_subprocess.py -------------------------------------------------------------------------------- /backend/judge/executor/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/executor/base.py -------------------------------------------------------------------------------- /backend/judge/executor/docker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/executor/docker.py -------------------------------------------------------------------------------- /backend/judge/executor/local.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/executor/local.py -------------------------------------------------------------------------------- /backend/judge/judge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/judge.py -------------------------------------------------------------------------------- /backend/judge/judger_auth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/judger_auth.py -------------------------------------------------------------------------------- /backend/judge/tasks.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/judge/tasks.py -------------------------------------------------------------------------------- /backend/manage.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/manage.py -------------------------------------------------------------------------------- /backend/news/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/news/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/admin.py -------------------------------------------------------------------------------- /backend/news/apps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/apps.py -------------------------------------------------------------------------------- /backend/news/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/news/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/news/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/models.py -------------------------------------------------------------------------------- /backend/news/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/serializers.py -------------------------------------------------------------------------------- /backend/news/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/urls.py -------------------------------------------------------------------------------- /backend/news/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/news/views.py -------------------------------------------------------------------------------- /backend/problem/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/problem/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/admin.py -------------------------------------------------------------------------------- /backend/problem/apps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/apps.py -------------------------------------------------------------------------------- /backend/problem/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/problem/migrations/0002_auto_20201213_1507.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0002_auto_20201213_1507.py -------------------------------------------------------------------------------- /backend/problem/migrations/0003_problem_owner.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0003_problem_owner.py -------------------------------------------------------------------------------- /backend/problem/migrations/0004_auto_20210115_2129.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0004_auto_20210115_2129.py -------------------------------------------------------------------------------- /backend/problem/migrations/0005_auto_20210115_2139.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0005_auto_20210115_2139.py -------------------------------------------------------------------------------- /backend/problem/migrations/0006_auto_20210918_2120.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/migrations/0006_auto_20210918_2120.py -------------------------------------------------------------------------------- /backend/problem/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/problem/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/models.py -------------------------------------------------------------------------------- /backend/problem/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/serializers.py -------------------------------------------------------------------------------- /backend/problem/templates/admin/custom_change_list.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/templates/admin/custom_change_list.html -------------------------------------------------------------------------------- /backend/problem/templates/admin/import_yaml.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/templates/admin/import_yaml.html -------------------------------------------------------------------------------- /backend/problem/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/urls.py -------------------------------------------------------------------------------- /backend/problem/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/problem/views.py -------------------------------------------------------------------------------- /backend/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/requirements.txt -------------------------------------------------------------------------------- /backend/storage/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/submission/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/submission/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/admin.py -------------------------------------------------------------------------------- /backend/submission/apps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/apps.py -------------------------------------------------------------------------------- /backend/submission/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/submission/migrations/0002_auto_20200918_1006.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/migrations/0002_auto_20200918_1006.py -------------------------------------------------------------------------------- /backend/submission/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/submission/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/models.py -------------------------------------------------------------------------------- /backend/submission/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/serializers.py -------------------------------------------------------------------------------- /backend/submission/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/urls.py -------------------------------------------------------------------------------- /backend/submission/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/submission/views.py -------------------------------------------------------------------------------- /backend/test/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/test/client/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/test/client/README.md -------------------------------------------------------------------------------- /backend/test/client/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/test/client/test_anon_user.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/test/client/test_anon_user.py -------------------------------------------------------------------------------- /backend/test/client/test_judger_user.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/test/client/test_judger_user.py -------------------------------------------------------------------------------- /backend/test/client/test_security.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/test/client/test_security.py -------------------------------------------------------------------------------- /backend/test/client/tmp_storage/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/test/client/tmp_storage/.gitignore -------------------------------------------------------------------------------- /backend/test/client/tmp_storage/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/test/functional/test_backend.py: -------------------------------------------------------------------------------- 1 | #!/usr/bin/env python3 2 | 3 | -------------------------------------------------------------------------------- /backend/user/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/user/admin.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/admin.py -------------------------------------------------------------------------------- /backend/user/apps.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/apps.py -------------------------------------------------------------------------------- /backend/user/migrations/0001_initial.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/migrations/0001_initial.py -------------------------------------------------------------------------------- /backend/user/migrations/0002_user_is_password_strong.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/migrations/0002_user_is_password_strong.py -------------------------------------------------------------------------------- /backend/user/migrations/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/user/models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/models.py -------------------------------------------------------------------------------- /backend/user/permissions.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/permissions.py -------------------------------------------------------------------------------- /backend/user/serializers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/serializers.py -------------------------------------------------------------------------------- /backend/user/urls.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/urls.py -------------------------------------------------------------------------------- /backend/user/views.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/user/views.py -------------------------------------------------------------------------------- /backend/utilities/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /backend/utilities/data_transfer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/utilities/data_transfer.py -------------------------------------------------------------------------------- /backend/utilities/integrity.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/backend/utilities/integrity.py -------------------------------------------------------------------------------- /daily/0322.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/daily/0322.md -------------------------------------------------------------------------------- /daily/0329.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/daily/0329.md -------------------------------------------------------------------------------- /daily/0405.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/daily/0405.md -------------------------------------------------------------------------------- /daily/0412.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/daily/0412.md -------------------------------------------------------------------------------- /deploy/Dockerfile.judge-env: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/deploy/Dockerfile.judge-env -------------------------------------------------------------------------------- /deploy/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/deploy/README.md -------------------------------------------------------------------------------- /deploy/requirements-judger.txt: -------------------------------------------------------------------------------- 1 | pyverilog==1.3.0 -------------------------------------------------------------------------------- /doc/design/后端接口.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/后端接口.md -------------------------------------------------------------------------------- /doc/design/接口设计和项目开发规范.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/接口设计和项目开发规范.md -------------------------------------------------------------------------------- /doc/design/数据库设计.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/数据库设计.md -------------------------------------------------------------------------------- /doc/design/用户故事重做.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/用户故事重做.md -------------------------------------------------------------------------------- /doc/design/用户组与权限设计.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/用户组与权限设计.md -------------------------------------------------------------------------------- /doc/design/页面&数据库设计.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/design/页面&数据库设计.md -------------------------------------------------------------------------------- /doc/fig/信息结构图.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/fig/信息结构图.pdf -------------------------------------------------------------------------------- /doc/fig/脑图.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/fig/脑图.jpg -------------------------------------------------------------------------------- /doc/operation/Architecture_HOWTO.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/operation/Architecture_HOWTO.md -------------------------------------------------------------------------------- /doc/operation/Problem_add_HOWTO.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/operation/Problem_add_HOWTO.md -------------------------------------------------------------------------------- /doc/operation/Test_HOWTO.md: -------------------------------------------------------------------------------- 1 | # 调试指南 2 | 3 | ## Celery 4 | 5 | 使用 `task_always_eager` + pdb 来进行调试。 -------------------------------------------------------------------------------- /doc/plan/开发计划.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/plan/开发计划.md -------------------------------------------------------------------------------- /doc/research/OpenTimer时序分析.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/OpenTimer时序分析.md -------------------------------------------------------------------------------- /doc/research/Verilog仿真和综合工具.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/Verilog仿真和综合工具.md -------------------------------------------------------------------------------- /doc/research/assets/image-20200327162358933.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/image-20200327162358933.png -------------------------------------------------------------------------------- /doc/research/assets/image-20200327162516065.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/image-20200327162516065.png -------------------------------------------------------------------------------- /doc/research/assets/image-20200327162625966.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/image-20200327162625966.png -------------------------------------------------------------------------------- /doc/research/assets/image-20200327162812571.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/image-20200327162812571.png -------------------------------------------------------------------------------- /doc/research/assets/image-20200327185315630.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/image-20200327185315630.png -------------------------------------------------------------------------------- /doc/research/assets/ot_dump_graph.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/assets/ot_dump_graph.png -------------------------------------------------------------------------------- /doc/research/传统OJ的后端实现.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/传统OJ的后端实现.md -------------------------------------------------------------------------------- /doc/research/在线编辑和错误提示.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/在线编辑和错误提示.md -------------------------------------------------------------------------------- /doc/research/对于OnlineJudge用户管理的调研.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/对于OnlineJudge用户管理的调研.md -------------------------------------------------------------------------------- /doc/research/性能指标评价.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/research/性能指标评价.md -------------------------------------------------------------------------------- /doc/submission/verilog_OJ 小组成员分工.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/submission/verilog_OJ 小组成员分工.md -------------------------------------------------------------------------------- /doc/submission/自选题目_YAVG_10.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/doc/submission/自选题目_YAVG_10.pdf -------------------------------------------------------------------------------- /docker-compose.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/docker-compose.yml -------------------------------------------------------------------------------- /frontend/.dockerignore: -------------------------------------------------------------------------------- 1 | node_modules/ -------------------------------------------------------------------------------- /frontend/.editorconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/.editorconfig -------------------------------------------------------------------------------- /frontend/.env: -------------------------------------------------------------------------------- 1 | VUE_APP_API_ROOT=/oj/api -------------------------------------------------------------------------------- /frontend/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/.gitignore -------------------------------------------------------------------------------- /frontend/Dockerfile.nginx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/Dockerfile.nginx -------------------------------------------------------------------------------- /frontend/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/README.md -------------------------------------------------------------------------------- /frontend/babel.config.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/babel.config.js -------------------------------------------------------------------------------- /frontend/jest.config.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/jest.config.js -------------------------------------------------------------------------------- /frontend/jsconfig.json: -------------------------------------------------------------------------------- 1 | { 2 | "include": ["./src/**/*"] 3 | } 4 | -------------------------------------------------------------------------------- /frontend/nginx-site.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/nginx-site.conf -------------------------------------------------------------------------------- /frontend/package-lock.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/package-lock.json -------------------------------------------------------------------------------- /frontend/package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/package.json -------------------------------------------------------------------------------- /frontend/public/favicon.ico: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/favicon.ico -------------------------------------------------------------------------------- /frontend/public/index.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/index.html -------------------------------------------------------------------------------- /frontend/public/robots.txt: -------------------------------------------------------------------------------- 1 | User-Agent: * 2 | -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/code_ref.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/code_ref.v -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/index.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/index.json -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/main.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/main.sh -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/template_code.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/template_code.v -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/testbench.v -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/vcd_main.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/vcd_main.py -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/vcd_visualize.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/vcd_visualize.py -------------------------------------------------------------------------------- /frontend/public/testcase-templates/behavorial-default/wavedump.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/behavorial-default/wavedump.py -------------------------------------------------------------------------------- /frontend/public/testcase-templates/index.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/public/testcase-templates/index.json -------------------------------------------------------------------------------- /frontend/src/App.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/App.vue -------------------------------------------------------------------------------- /frontend/src/assets/site.css: -------------------------------------------------------------------------------- 1 | .placeholder { 2 | min-height: 1px; 3 | } -------------------------------------------------------------------------------- /frontend/src/components/admin/adminaddproblem.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/admin/adminaddproblem.vue -------------------------------------------------------------------------------- /frontend/src/components/error/notfound.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/error/notfound.vue -------------------------------------------------------------------------------- /frontend/src/components/guide/basicinfo.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/guide/basicinfo.vue -------------------------------------------------------------------------------- /frontend/src/components/guide/combSteps.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/guide/combSteps.vue -------------------------------------------------------------------------------- /frontend/src/components/guide/combinational.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/guide/combinational.vue -------------------------------------------------------------------------------- /frontend/src/components/guide/portinfo.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/guide/portinfo.vue -------------------------------------------------------------------------------- /frontend/src/components/main.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/main.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/admin.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/admin.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/contest.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/contest.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/discussion.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/discussion.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/homework.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/homework.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/newsdetail.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/newsdetail.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/problem.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/problem.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/rank.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/rank.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/setting.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/setting.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/statue.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/statue.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/submission.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/submission.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/topic.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/topic.vue -------------------------------------------------------------------------------- /frontend/src/components/mainpage/user.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/mainpage/user.vue -------------------------------------------------------------------------------- /frontend/src/components/problem/old_problem.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/problem/old_problem.vue -------------------------------------------------------------------------------- /frontend/src/components/problem/problemdetail.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/problem/problemdetail.vue -------------------------------------------------------------------------------- /frontend/src/components/problem/problemedit.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/problem/problemedit.vue -------------------------------------------------------------------------------- /frontend/src/components/problem/problemedit_bak.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/problem/problemedit_bak.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/contestmini.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/contestmini.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/markdownIt.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/markdownIt.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/markdowneditor.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/markdowneditor.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/newsboard.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/newsboard.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/probsearch.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/probsearch.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/prostatistice.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/prostatistice.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/ratingrule.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/ratingrule.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/submitcard.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/submitcard.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/taglist.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/taglist.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/userhyperlink.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/userhyperlink.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/wavedrom.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/wavedrom.vue -------------------------------------------------------------------------------- /frontend/src/components/utils/welcomemessage.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/components/utils/welcomemessage.vue -------------------------------------------------------------------------------- /frontend/src/login.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/login.vue -------------------------------------------------------------------------------- /frontend/src/main.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/main.js -------------------------------------------------------------------------------- /frontend/src/mandatoryPasswordChange.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/mandatoryPasswordChange.vue -------------------------------------------------------------------------------- /frontend/src/register.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/register.vue -------------------------------------------------------------------------------- /frontend/src/router/index.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/router/index.js -------------------------------------------------------------------------------- /frontend/src/utils/timeUtil.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/src/utils/timeUtil.js -------------------------------------------------------------------------------- /frontend/static/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /frontend/tests/unit/admin.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/admin.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/adminaddproblem.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/adminaddproblem.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/contestannounce.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/contestannounce.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/contestsubmit.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/contestsubmit.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/login.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/login.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/main.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/main.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/probsearch.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/probsearch.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/register.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/register.spec.js -------------------------------------------------------------------------------- /frontend/tests/unit/wavedrom.spec.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/tests/unit/wavedrom.spec.js -------------------------------------------------------------------------------- /frontend/vue.config.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/frontend/vue.config.js -------------------------------------------------------------------------------- /judger/judge.py: -------------------------------------------------------------------------------- 1 | ../backend/judge/judge.py -------------------------------------------------------------------------------- /judger/scripts/icarus_wave_cmp/main.sh: -------------------------------------------------------------------------------- 1 | #!/bin/bash 2 | 3 | echo "Verilog OJ Test Script Suite - Correctness" 4 | 5 | -------------------------------------------------------------------------------- /judger/scripts/icarus_wave_cmp/test.sh: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /judger/test/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/judger/test/README.md -------------------------------------------------------------------------------- /judger/test/cases/icarus_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/judger/test/cases/icarus_test.py -------------------------------------------------------------------------------- /judger/test/runner.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/judger/test/runner.py -------------------------------------------------------------------------------- /maintenance/backup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/maintenance/backup.sh -------------------------------------------------------------------------------- /maintenance/restore.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YAVGroup/Verilog-OJ/HEAD/maintenance/restore.sh --------------------------------------------------------------------------------