├── .github ├── archlinux │ ├── .SRCINFO │ └── PKGBUILD ├── autolabeler.yml └── workflows │ └── arch-pkg.yml ├── .gitignore ├── .gitmodules ├── .readthedocs.yaml ├── .update-contributing.py ├── CODE_OF_CONDUCT.md ├── CONTRIBUTING.md ├── COPYING ├── README.md ├── create-empty-db.sh ├── devices.json ├── diamond.sh ├── diamond_tcl.sh ├── docs ├── .gitignore ├── Makefile ├── architecture │ ├── bitstream_format.rst │ ├── general_routing.rst │ ├── global_routing.rst │ ├── glossary.rst │ ├── overview.rst │ └── tiles.rst ├── conf.py ├── db_dev_process │ └── overview.rst ├── dsp_support │ └── dsp_support.rst ├── index.rst ├── libtrellis │ ├── overview.rst │ └── textconfig.rst ├── markdown_code_symlinks.py └── requirements.txt ├── environment.sh ├── examples ├── .gitignore ├── README.md ├── ecp5_evn │ ├── Makefile │ ├── README.md │ ├── blinky.v │ └── ecp5evn.lpf ├── ecp5_evn_multiboot │ ├── Makefile │ ├── README.md │ ├── blinky1.v │ ├── blinky2.v │ └── ecp5evn.lpf ├── picorv32_tinyfpga │ ├── .gitignore │ ├── Makefile │ ├── attosoc.v │ ├── attosoc_tb.v │ ├── firmware.s │ ├── io_wrapper.v │ ├── picorv32.v │ └── sections.lds ├── picorv32_ulx3s │ ├── .gitignore │ ├── Makefile │ ├── attosoc.v │ ├── attosoc_tb.v │ ├── firmware.s │ ├── io_wrapper.v │ ├── picorv32.v │ └── sections.lds ├── picorv32_versa5g │ ├── .gitignore │ ├── Makefile │ ├── attosoc.v │ ├── attosoc_tb.v │ ├── firmware.s │ ├── io_wrapper.v │ ├── picorv32.v │ └── sections.lds ├── soc_ecp5_evn │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── attosoc.v │ ├── attosoc_tb.v │ ├── ecp5evn.lpf │ ├── firmware.c │ ├── makehex.py │ ├── picorv32.v │ ├── pll.v │ ├── sections.lds │ ├── simpleuart.v │ ├── start.s │ └── top.v ├── soc_versa5g │ ├── .gitignore │ ├── Makefile │ ├── attosoc.v │ ├── attosoc_tb.v │ ├── firmware.c │ ├── makehex.py │ ├── picorv32.v │ ├── pll.v │ ├── sections.lds │ ├── simpleuart.v │ ├── start.s │ ├── top.v │ └── versa.lpf ├── tinyfpga_ax │ ├── .gitignore │ ├── Makefile │ ├── blinky.lpf │ ├── blinky.v │ ├── blinky_ext.lpf │ ├── blinky_ext.v │ ├── uart.lpf │ └── uart.v ├── tinyfpga_rev1 │ ├── Makefile │ ├── blinky.v │ ├── empty_85k.config │ └── morse.v ├── tinyfpga_rev2 │ ├── Makefile │ ├── morse.lpf │ └── morse.v ├── ulx3s │ ├── 12.mk │ ├── 85k.mk │ ├── README.md │ ├── blinky.v │ ├── hello.v │ ├── pll_120.v │ ├── uart.v │ ├── ulx3s_v20.lpf │ └── util.v ├── ulx3s_12k_multiboot │ ├── Makefile │ ├── README.md │ ├── blinky1.v │ ├── blinky2.v │ └── ulx3s.lpf └── versa5g │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── demo.v │ ├── make_14seg.py │ ├── text.in │ └── versa.lpf ├── experiments ├── .gitignore ├── ECP5 │ ├── interconnect_poc │ │ ├── fuzz_single_mux.py │ │ └── mux_template.ncl │ └── lut_init │ │ ├── fuzz_lut_init.py │ │ └── lut_init_template.ncl ├── README.md └── machxo2 │ ├── ccu2_mux │ ├── ccu2_mux.py │ └── ccu2_template.ncl │ ├── center_mux │ ├── center_mux.py │ └── center_mux_template.ncl │ ├── findnets │ ├── findnets.py │ └── plc2route.ncl │ ├── interconnect_poc │ ├── fuzz_single_mux.py │ └── mux_template.ncl │ └── io_params │ ├── .gitignore │ ├── io_params.py │ └── io_params_template.v ├── fuzzers ├── .gitignore ├── ECP5 │ ├── 001-plc2_routing │ │ ├── fuzzer.py │ │ └── plc2route.ncl │ ├── 003-lut_init │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lut.ncl │ ├── 005-reg_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── reg.ncl │ ├── 007-plc2_cemux │ │ ├── cemux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 008-plc2_clkmux │ │ ├── clkmux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 009-plc2_lsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lsr.ncl │ ├── 010-plc2_modes │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── modes.ncl │ ├── 011-ccu2_inject │ │ ├── ccu2.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 012-ccu2_nmux │ │ ├── ccu2.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 013-plc2_mkmux │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── mkmux.ncl │ ├── 014-plc2_wremux │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── wremux.ncl │ ├── 017-patch_carry │ │ └── fuzzer.py │ ├── 020-tap_drive │ │ ├── fuzzer.py │ │ └── tap.ncl │ ├── 021-spine │ │ ├── fuzzer.py │ │ ├── spine_25k.ncl │ │ ├── spine_45k.ncl │ │ └── spine_85k.ncl │ ├── 023-cmux │ │ ├── cmux_25k.ncl │ │ ├── cmux_45k.ncl │ │ ├── cmux_85k.ncl │ │ └── fuzzer.py │ ├── 025-midmux │ │ ├── emux_25k.ncl │ │ ├── emux_45k.ncl │ │ ├── emux_85k.ncl │ │ └── fuzzer.py │ ├── 026-dcc │ │ ├── dcc.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 027-dcs │ │ ├── dcs.ncl │ │ ├── dcs_25k.ncl │ │ ├── dcs_85k.ncl │ │ ├── empty.ncl │ │ ├── empty_25k.ncl │ │ ├── empty_85k.ncl │ │ └── fuzzer.py │ ├── 028-copy_midmux │ │ └── fuzzer.py │ ├── 030-cib_routing │ │ ├── cibroute.ncl │ │ └── fuzzer.py │ ├── 031-cib_lr_routing │ │ ├── cibroute.ncl │ │ └── fuzzer.py │ ├── 033-copy_cib_routing │ │ └── fuzzer.py │ ├── 040-ebr_routing │ │ ├── ebrroute.ncl │ │ └── fuzzer.py │ ├── 041-ebr_config │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 042-ebr_mux │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 043-cib_constmux │ │ ├── cibconst.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 045-copy_cib_routing_2 │ │ └── fuzzer.py │ ├── 047-copy_ebr_config │ │ └── fuzzer.py │ ├── 050-pio_routing │ │ ├── fuzzer.py │ │ ├── pioroute.ncl │ │ └── pioroute_spicb.ncl │ ├── 051-pio_ioconfig │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pio.lpf │ │ └── pio.v │ ├── 053-pio_term │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pio.lpf │ │ └── pio.v │ ├── 057-bankref │ │ ├── empty.ncl │ │ ├── empty_25k.ncl │ │ ├── empty_85k.ncl │ │ ├── fuzzer.py │ │ └── pio.v │ ├── 060-iologic_modes │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 061-basic_ddr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 063-oddrxn │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 064-iddrxn │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 065-mddrx │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 066-iodelay │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 067-ioreg │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── iologic.ncl │ ├── 069-copy_pio_data │ │ └── fuzzer.py │ ├── 070-dsp_routing │ │ ├── dsproute.ncl │ │ └── fuzzer.py │ ├── 071-dsp_constmux │ │ ├── dspconfig.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 073-mult18_config │ │ ├── dspconfig.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 075-alu54b_config │ │ ├── dspconfig.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 076-dsp_cibo │ │ ├── dspconfig.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 077-copy_dsp_config │ │ └── fuzzer.py │ ├── 090-pll_routing │ │ ├── fuzzer.py │ │ ├── pllroute.ncl │ │ ├── pllroute_25k.ncl │ │ └── pllroute_85k.ncl │ ├── 091-pll_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── pllconfig.ncl │ ├── 095-copy_pllconfig │ │ └── fuzzer.py │ ├── 100-usrmclk │ │ ├── cclk.ncl │ │ ├── cclk_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 101-dtr │ │ ├── dtr.ncl │ │ ├── dtr_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 102-oscg │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── osc.ncl │ │ └── osc_routing.ncl │ ├── 103-gsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── gsr.ncl │ │ ├── gsr_routing.ncl │ │ ├── gsr_routing_25k.ncl │ │ └── gsr_routing_85k.ncl │ ├── 104-jtagg │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── jtag.ncl │ │ └── jtag_routing.ncl │ ├── 105-sedga │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── sed.ncl │ │ └── sed_routing.ncl │ ├── 110-dcu_routing │ │ ├── dcuroute.ncl │ │ └── fuzzer.py │ ├── 112-dcu_config │ │ ├── dcuconfig.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 114-extrefb │ │ ├── empty.ncl │ │ ├── extref.ncl │ │ ├── extref_routing.ncl │ │ └── fuzzer.py │ ├── 116-midmux-dcu │ │ ├── emux_25k.ncl │ │ ├── emux_45k.ncl │ │ ├── emux_85k.ncl │ │ └── fuzzer.py │ ├── 117-pcsclkdiv │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pcsclkdiv.ncl │ │ └── pcsclkdiv_routing.ncl │ ├── 120-clkdiv │ │ ├── clkdiv.ncl │ │ ├── clkdiv_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 121-eclk │ │ ├── emux_45k.ncl │ │ └── fuzzer.py │ ├── 122-eclksync │ │ ├── eclksync.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 125-brgeclk │ │ ├── emux_45k.ncl │ │ └── fuzzer.py │ ├── 126-eclkbridgecs │ │ ├── eclkbridge.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 130-dqsbuf │ │ ├── dqsbuf.ncl │ │ ├── dqsbuf_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 132-dlldel │ │ ├── dlldel.ncl │ │ ├── dlldel_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 133-ddrdll │ │ ├── ddrdll.ncl │ │ ├── ddrdll_25k.ncl │ │ ├── ddrdll_routing.ncl │ │ ├── ddrdll_routing_25k.ncl │ │ ├── empty.ncl │ │ ├── empty_25k.ncl │ │ └── fuzzer.py │ ├── 140-sysconfig │ │ ├── empty.ncl │ │ ├── empty.prf │ │ └── fuzzer.py │ ├── 142-bitargs │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 143-bankref8 │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pio.lpf │ │ └── pio.v │ ├── 144-bootaddr │ │ └── fuzzer.py │ └── 900-db_fixup │ │ └── fuzzer.py ├── README.md ├── machxo2 │ ├── 001-plc2_routing │ │ ├── fuzzer.py │ │ └── plc2route.ncl │ ├── 003-lut_init │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lut.ncl │ ├── 005-reg_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── reg.ncl │ ├── 007-plc2_cemux │ │ ├── cemux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 008-plc2_clkmux │ │ ├── clkmux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 009-plc2_lsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lsr.ncl │ ├── 010-plc2_modes │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── modes.ncl │ ├── 011-ccu2_inject │ │ ├── ccu2.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 014-plc2_wremux │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── wremux.ncl │ ├── 017-patch_carry │ │ └── fuzzer.py │ ├── 020-center-mux │ │ ├── 1200 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ ├── 2000 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ ├── 4000 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ └── 7000 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ ├── 021-glb-entry │ │ ├── 1200 │ │ │ ├── empty.ncl │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ └── 7000 │ │ │ ├── empty.ncl │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ ├── 022-glb-cib_ebr │ │ ├── 1200 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 2000 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 4000 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ └── 7000 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ ├── 023-glb-dcc │ │ ├── 1200 │ │ │ ├── dcc.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 7000 │ │ │ ├── dcc.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 024-glb-branch │ │ ├── fuzzer.py │ │ ├── tap_1200.ncl │ │ ├── tap_2000.ncl │ │ ├── tap_4000.ncl │ │ └── tap_7000.ncl │ ├── 025-glb-dcm │ │ ├── 1200 │ │ │ ├── dcm.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 7000 │ │ │ ├── dcm.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 034-cib_ebrn │ │ ├── cibroute_1200.ncl │ │ ├── cibroute_2000.ncl │ │ ├── cibroute_4000.ncl │ │ ├── cibroute_7000.ncl │ │ └── fuzzer.py │ ├── 035-copy-cib_ebr0 │ │ └── fuzzer.py │ ├── 040-ebr_routing │ │ ├── ebrroute.ncl │ │ ├── fuzzer.py │ │ └── mk_nets.py │ ├── 041-ebr_config │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 042-ebr_mux │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 047-copy_ebr_config │ │ └── fuzzer.py │ ├── 050-pio_routing │ │ ├── fuzzer.py │ │ ├── mk_nets.py │ │ ├── pioroute_1200.ncl │ │ ├── pioroute_2000.ncl │ │ ├── pioroute_4000.ncl │ │ └── pioroute_7000.ncl │ ├── 051-pio_attrs │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── empty_4000.ncl │ │ ├── empty_7000.ncl │ │ ├── fuzzer.py │ │ ├── pio.lpf │ │ └── pio.v │ ├── 052-pio_fixup │ │ └── fuzzer.py │ ├── 054-pgmux │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── empty_7000.ncl │ │ ├── fuzzer.py │ │ ├── pio_1200.ncl │ │ ├── pio_2000.ncl │ │ └── pio_7000.ncl │ ├── 057-bankref │ │ ├── empty_1200.ncl │ │ ├── fuzzer.py │ │ └── pio.v │ ├── 059-copy-pio_routing │ │ └── fuzzer.py │ ├── 060-iologic_modes │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1200.ncl │ │ └── iologic_2000.ncl │ ├── 061-basic_ddr │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1200.ncl │ │ └── iologic_2000.ncl │ ├── 063-oddrxn │ │ ├── empty_1200.ncl │ │ ├── fuzzer.py │ │ └── iologic_1200.ncl │ ├── 064-iddrxn │ │ ├── empty_1200.ncl │ │ ├── fuzzer.py │ │ └── iologic_1200.ncl │ ├── 066-iodelay │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1200.ncl │ │ └── iologic_2000.ncl │ ├── 067-ioreg │ │ ├── empty_1200.ncl │ │ ├── empty_2000.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1200.ncl │ │ └── iologic_2000.ncl │ ├── 069-copy_pio_data │ │ └── fuzzer.py │ ├── 090-pll_routing │ │ ├── fuzzer.py │ │ ├── mk_nets.py │ │ ├── pllroute_1200.ncl │ │ ├── pllroute_2000.ncl │ │ ├── pllroute_4000.ncl │ │ ├── pllroute_4000R.ncl │ │ ├── pllroute_7000.ncl │ │ └── pllroute_7000R.ncl │ ├── 091-pll_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── pllconfig.ncl │ ├── 102-oscg │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── osc.ncl │ │ └── osc_routing.ncl │ ├── 103-gsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── gsr.ncl │ │ └── gsr_routing.ncl │ ├── 104-jtagf │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── jtag.ncl │ │ ├── routing_1200.ncl │ │ ├── routing_2000.ncl │ │ ├── routing_4000.ncl │ │ └── routing_7000.ncl │ ├── 105-sedfa │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── sed.ncl │ │ ├── sed_mode.ncl │ │ └── sed_routing.ncl │ ├── 106-tsall │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── tsall.ncl │ │ └── tsall_routing.ncl │ ├── 107-start │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── start.ncl │ │ └── start_routing.ncl │ ├── 108-pcntr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pcntr.ncl │ │ └── pcntr_routing.ncl │ ├── 109-efb │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── routing_1200.ncl │ │ ├── routing_2000.ncl │ │ ├── routing_4000.ncl │ │ └── routing_7000.ncl │ ├── 120-clkdiv │ │ ├── 1200 │ │ │ ├── clkdiv.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 2000 │ │ │ ├── clkdiv.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 121-eclk │ │ ├── fuzzer.py │ │ ├── routing_1200.ncl │ │ ├── routing_2000.ncl │ │ ├── routing_4000.ncl │ │ └── routing_7000.ncl │ ├── 122-eclksync │ │ ├── 1200 │ │ │ ├── eclksync.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 2000 │ │ │ ├── eclksync.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 126-eclkbridgecs │ │ ├── 1200 │ │ │ ├── eclkbridge.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 7000 │ │ │ ├── eclkbridge.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 132-dlldel │ │ ├── 1200 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 2000 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 4000 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 7000 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 133-dqsdll │ │ ├── dqsdll.ncl │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── routing_1200.ncl │ │ ├── routing_2000.ncl │ │ ├── routing_4000.ncl │ │ └── routing_7000.ncl │ ├── 140-sysconfig │ │ ├── empty.ncl │ │ ├── empty.prf │ │ └── fuzzer.py │ ├── 142-bitargs │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 900-db_fixup │ │ └── fuzzer.py ├── machxo3 │ ├── 001-plc2_routing │ │ ├── fuzzer.py │ │ └── plc2route.ncl │ ├── 003-lut_init │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lut.ncl │ ├── 005-reg_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── reg.ncl │ ├── 007-plc2_cemux │ │ ├── cemux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 008-plc2_clkmux │ │ ├── clkmux.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 009-plc2_lsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── lsr.ncl │ ├── 010-plc2_modes │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── modes.ncl │ ├── 011-ccu2_inject │ │ ├── ccu2.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 014-plc2_wremux │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── wremux.ncl │ ├── 017-patch_carry │ │ └── fuzzer.py │ ├── 020-center-mux │ │ ├── 1300 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ ├── 2100 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ ├── 4300 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ ├── 6900 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ │ └── 9400 │ │ │ ├── center-mux.ncl │ │ │ ├── fuzzer.py │ │ │ └── mk_nets.py │ ├── 021-glb-entry │ │ ├── 1300 │ │ │ ├── empty.ncl │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 6900 │ │ │ ├── empty.ncl │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ └── 9400 │ │ │ ├── empty.ncl │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ ├── 022-glb-cib_ebr │ │ ├── 1300 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 2100 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 4300 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ ├── 6900 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ │ └── 9400 │ │ │ ├── fuzzer.py │ │ │ └── tap.ncl │ ├── 023-glb-dcc │ │ ├── 1300 │ │ │ ├── dcc.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 6900 │ │ │ ├── dcc.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 9400 │ │ │ ├── dcc.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 024-glb-branch │ │ ├── fuzzer.py │ │ ├── tap_1300.ncl │ │ ├── tap_2100.ncl │ │ ├── tap_4300.ncl │ │ ├── tap_6900.ncl │ │ └── tap_9400.ncl │ ├── 025-glb-dcm │ │ ├── 1300 │ │ │ ├── dcm.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 6900 │ │ │ ├── dcm.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 9400 │ │ │ ├── dcm.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 034-cib_ebrn │ │ ├── cibroute_1300.ncl │ │ ├── cibroute_2100.ncl │ │ ├── cibroute_4300.ncl │ │ ├── cibroute_6900.ncl │ │ ├── cibroute_9400.ncl │ │ └── fuzzer.py │ ├── 035-copy-cib_ebr0 │ │ └── fuzzer.py │ ├── 040-ebr_routing │ │ ├── ebrroute.ncl │ │ ├── fuzzer.py │ │ └── mk_nets.py │ ├── 041-ebr_config │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 042-ebr_mux │ │ ├── ebr.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 047-copy_ebr_config │ │ └── fuzzer.py │ ├── 050-pio_routing │ │ ├── fuzzer.py │ │ ├── mk_nets.py │ │ ├── pioroute_1300.ncl │ │ ├── pioroute_2100.ncl │ │ ├── pioroute_4300.ncl │ │ ├── pioroute_6900.ncl │ │ └── pioroute_9400.ncl │ ├── 051-pio_attrs │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── empty_4300.ncl │ │ ├── empty_6900.ncl │ │ ├── empty_9400.ncl │ │ ├── fuzzer.py │ │ ├── pio.lpf │ │ └── pio.v │ ├── 052-pio_fixup │ │ └── fuzzer.py │ ├── 054-pgmux │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── empty_6900.ncl │ │ ├── fuzzer.py │ │ ├── pio_1300.ncl │ │ ├── pio_2100.ncl │ │ └── pio_6900.ncl │ ├── 057-bankref │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── empty_4300.ncl │ │ ├── empty_6900.ncl │ │ ├── empty_9400.ncl │ │ ├── fuzzer.py │ │ └── pio.v │ ├── 059-copy-pio_routing │ │ └── fuzzer.py │ ├── 060-iologic_modes │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1300.ncl │ │ └── iologic_2100.ncl │ ├── 061-basic_ddr │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1300.ncl │ │ └── iologic_2100.ncl │ ├── 063-oddrxn │ │ ├── empty_1300.ncl │ │ ├── fuzzer.py │ │ └── iologic_1300.ncl │ ├── 064-iddrxn │ │ ├── empty_1300.ncl │ │ ├── fuzzer.py │ │ └── iologic_1300.ncl │ ├── 066-iodelay │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1300.ncl │ │ └── iologic_2100.ncl │ ├── 067-ioreg │ │ ├── empty_1300.ncl │ │ ├── empty_2100.ncl │ │ ├── fuzzer.py │ │ ├── iologic_1300.ncl │ │ └── iologic_2100.ncl │ ├── 069-copy_pio_data │ │ └── fuzzer.py │ ├── 090-pll_routing │ │ ├── fuzzer.py │ │ ├── mk_nets.py │ │ ├── pllroute_1300.ncl │ │ ├── pllroute_2100.ncl │ │ ├── pllroute_4300.ncl │ │ ├── pllroute_4300R.ncl │ │ ├── pllroute_6900.ncl │ │ ├── pllroute_6900R.ncl │ │ ├── pllroute_9400.ncl │ │ └── pllroute_9400R.ncl │ ├── 091-pll_config │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── pllconfig.ncl │ ├── 102-oscg │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── osc.ncl │ │ └── osc_routing.ncl │ ├── 103-gsr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── gsr.ncl │ │ └── gsr_routing.ncl │ ├── 104-jtagf │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── jtag.ncl │ │ ├── routing_1300.ncl │ │ ├── routing_2100.ncl │ │ ├── routing_4300.ncl │ │ ├── routing_6900.ncl │ │ └── routing_9400.ncl │ ├── 105-sedfa │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── sed.ncl │ │ ├── sed_mode.ncl │ │ └── sed_routing.ncl │ ├── 106-tsall │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── tsall.ncl │ │ └── tsall_routing.ncl │ ├── 107-start │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── start.ncl │ │ └── start_routing.ncl │ ├── 108-pcntr │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── pcntr.ncl │ │ └── pcntr_routing.ncl │ ├── 109-efb │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── routing_1300.ncl │ │ ├── routing_2100.ncl │ │ ├── routing_4300.ncl │ │ ├── routing_6900.ncl │ │ └── routing_9400.ncl │ ├── 120-clkdiv │ │ ├── 1300 │ │ │ ├── clkdiv.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 2100 │ │ │ ├── clkdiv.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 121-eclk │ │ ├── fuzzer.py │ │ ├── routing_1300.ncl │ │ ├── routing_2100.ncl │ │ ├── routing_4300.ncl │ │ ├── routing_6900.ncl │ │ └── routing_9400.ncl │ ├── 122-eclksync │ │ ├── 1300 │ │ │ ├── eclksync.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 2100 │ │ │ ├── eclksync.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 126-eclkbridgecs │ │ ├── 1300 │ │ │ ├── eclkbridge.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 6900 │ │ │ ├── eclkbridge.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 9400 │ │ │ ├── eclkbridge.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 132-dlldel │ │ ├── 1300 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 2100 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 4300 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ ├── 6900 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ │ └── 9400 │ │ │ ├── dlldel.ncl │ │ │ ├── dlldel_routing.ncl │ │ │ ├── empty.ncl │ │ │ └── fuzzer.py │ ├── 133-dqsdll │ │ ├── dqsdll.ncl │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ ├── routing_1300.ncl │ │ ├── routing_2100.ncl │ │ ├── routing_4300.ncl │ │ ├── routing_6900.ncl │ │ └── routing_9400.ncl │ ├── 140-sysconfig │ │ ├── empty.ncl │ │ ├── empty.prf │ │ └── fuzzer.py │ ├── 142-bitargs │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 900-db_fixup │ │ └── fuzzer.py └── machxo3d │ ├── 001-plc2_routing │ ├── fuzzer.py │ └── plc2route.ncl │ ├── 003-lut_init │ ├── empty.ncl │ ├── fuzzer.py │ └── lut.ncl │ ├── 005-reg_config │ ├── empty.ncl │ ├── fuzzer.py │ └── reg.ncl │ ├── 007-plc2_cemux │ ├── cemux.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 008-plc2_clkmux │ ├── clkmux.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 009-plc2_lsr │ ├── empty.ncl │ ├── fuzzer.py │ └── lsr.ncl │ ├── 010-plc2_modes │ ├── empty.ncl │ ├── fuzzer.py │ └── modes.ncl │ ├── 011-ccu2_inject │ ├── ccu2.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 014-plc2_wremux │ ├── empty.ncl │ ├── fuzzer.py │ └── wremux.ncl │ ├── 017-patch_carry │ └── fuzzer.py │ ├── 020-center-mux │ ├── 4300 │ │ ├── center-mux.ncl │ │ ├── fuzzer.py │ │ └── mk_nets.py │ └── 9400 │ │ ├── center-mux.ncl │ │ ├── fuzzer.py │ │ └── mk_nets.py │ ├── 021-glb-entry │ ├── 4300 │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── tap.ncl │ └── 9400 │ │ ├── empty.ncl │ │ ├── fuzzer.py │ │ └── tap.ncl │ ├── 022-glb-cib_ebr │ ├── 4300 │ │ ├── fuzzer.py │ │ └── tap.ncl │ └── 9400 │ │ ├── fuzzer.py │ │ └── tap.ncl │ ├── 023-glb-dcc │ ├── 4300 │ │ ├── dcc.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 9400 │ │ ├── dcc.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 024-glb-branch │ ├── fuzzer.py │ ├── tap_4300.ncl │ └── tap_9400.ncl │ ├── 025-glb-dcm │ ├── 4300 │ │ ├── dcm.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 9400 │ │ ├── dcm.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 034-cib_ebrn │ ├── cibroute_4300.ncl │ ├── cibroute_9400.ncl │ └── fuzzer.py │ ├── 035-copy-cib_ebr0 │ └── fuzzer.py │ ├── 040-ebr_routing │ ├── ebrroute.ncl │ ├── fuzzer.py │ └── mk_nets.py │ ├── 041-ebr_config │ ├── ebr.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 042-ebr_mux │ ├── ebr.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 047-copy_ebr_config │ └── fuzzer.py │ ├── 050-pio_routing │ ├── fuzzer.py │ ├── mk_nets.py │ ├── pioroute_4300.ncl │ └── pioroute_9400.ncl │ ├── 051-pio_attrs │ ├── empty_9400.ncl │ ├── fuzzer.py │ ├── pio.lpf │ └── pio.v │ ├── 052-pio_fixup │ └── fuzzer.py │ ├── 054-pgmux │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── pio_9400.ncl │ ├── 057-bankref │ ├── empty_4300.ncl │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── pio.v │ ├── 059-copy-pio_routing │ └── fuzzer.py │ ├── 060-iologic_modes │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 061-basic_ddr │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 063-oddrxn │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 064-iddrxn │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 066-iodelay │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 067-ioreg │ ├── empty_9400.ncl │ ├── fuzzer.py │ └── iologic_9400.ncl │ ├── 069-copy_pio_data │ └── fuzzer.py │ ├── 090-pll_routing │ ├── fuzzer.py │ ├── mk_nets.py │ ├── pllroute_4300.ncl │ ├── pllroute_4300R.ncl │ ├── pllroute_9400.ncl │ └── pllroute_9400R.ncl │ ├── 091-pll_config │ ├── empty.ncl │ ├── fuzzer.py │ └── pllconfig.ncl │ ├── 102-oscj │ ├── empty.ncl │ ├── fuzzer.py │ ├── osc.ncl │ └── osc_routing.ncl │ ├── 103-gsr │ ├── empty.ncl │ ├── fuzzer.py │ ├── gsr.ncl │ └── gsr_routing.ncl │ ├── 104-jtagf │ ├── empty.ncl │ ├── fuzzer.py │ ├── jtag.ncl │ ├── routing_4300.ncl │ └── routing_9400.ncl │ ├── 105-sedfa │ ├── empty.ncl │ ├── fuzzer.py │ ├── sed.ncl │ ├── sed_mode.ncl │ └── sed_routing.ncl │ ├── 106-tsall │ ├── empty.ncl │ ├── fuzzer.py │ ├── tsall.ncl │ └── tsall_routing.ncl │ ├── 107-start │ ├── empty.ncl │ ├── fuzzer.py │ ├── start.ncl │ └── start_routing.ncl │ ├── 108-pcntr │ ├── empty.ncl │ ├── fuzzer.py │ ├── pcntr.ncl │ └── pcntr_routing.ncl │ ├── 109-efb │ ├── fuzzer.py │ ├── routing_4300.ncl │ └── routing_9400.ncl │ ├── 120-clkdiv │ ├── clkdiv.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 121-eclk │ ├── fuzzer.py │ ├── routing_4300.ncl │ └── routing_9400.ncl │ ├── 122-eclksync │ ├── eclksync.ncl │ ├── empty.ncl │ └── fuzzer.py │ ├── 126-eclkbridgecs │ ├── 4300 │ │ ├── eclkbridge.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 9400 │ │ ├── eclkbridge.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 132-dlldel │ ├── 4300 │ │ ├── dlldel.ncl │ │ ├── dlldel_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ └── 9400 │ │ ├── dlldel.ncl │ │ ├── dlldel_routing.ncl │ │ ├── empty.ncl │ │ └── fuzzer.py │ ├── 133-dqsdll │ ├── dqsdll.ncl │ ├── empty.ncl │ ├── fuzzer.py │ ├── routing_4300.ncl │ └── routing_9400.ncl │ ├── 140-sysconfig │ ├── empty.ncl │ ├── empty.prf │ └── fuzzer.py │ ├── 142-bitargs │ ├── empty.ncl │ └── fuzzer.py │ └── 900-db_fixup │ └── fuzzer.py ├── libtrellis ├── .gitignore ├── 3rdparty │ └── pybind11 │ │ ├── .appveyor.yml │ │ ├── .clang-format │ │ ├── .clang-tidy │ │ ├── .cmake-format.yaml │ │ ├── .codespell-ignore-lines │ │ ├── .gitattributes │ │ ├── .github │ │ ├── CODEOWNERS │ │ ├── CONTRIBUTING.md │ │ ├── ISSUE_TEMPLATE │ │ │ ├── bug-report.md │ │ │ ├── bug-report.yml │ │ │ ├── config.yml │ │ │ ├── feature-request.md │ │ │ └── question.md │ │ ├── dependabot.yml │ │ ├── labeler.yml │ │ ├── labeler_merged.yml │ │ ├── matchers │ │ │ └── pylint.json │ │ ├── pull_request_template.md │ │ └── workflows │ │ │ ├── ci.yml │ │ │ ├── configure.yml │ │ │ ├── format.yml │ │ │ ├── labeler.yml │ │ │ ├── pip.yml │ │ │ └── upstream.yml │ │ ├── .gitignore │ │ ├── .pre-commit-config.yaml │ │ ├── .readthedocs.yml │ │ ├── CMakeLists.txt │ │ ├── LICENSE │ │ ├── MANIFEST.in │ │ ├── README.rst │ │ ├── docs │ │ ├── Doxyfile │ │ ├── _static │ │ │ ├── css │ │ │ │ └── custom.css │ │ │ └── theme_overrides.css │ │ ├── advanced │ │ │ ├── cast │ │ │ │ ├── chrono.rst │ │ │ │ ├── custom.rst │ │ │ │ ├── eigen.rst │ │ │ │ ├── functional.rst │ │ │ │ ├── index.rst │ │ │ │ ├── overview.rst │ │ │ │ ├── stl.rst │ │ │ │ └── strings.rst │ │ │ ├── classes.rst │ │ │ ├── embedding.rst │ │ │ ├── exceptions.rst │ │ │ ├── functions.rst │ │ │ ├── misc.rst │ │ │ ├── pycpp │ │ │ │ ├── index.rst │ │ │ │ ├── numpy.rst │ │ │ │ ├── object.rst │ │ │ │ └── utilities.rst │ │ │ └── smart_ptrs.rst │ │ ├── basics.rst │ │ ├── benchmark.py │ │ ├── benchmark.rst │ │ ├── changelog.rst │ │ ├── classes.rst │ │ ├── cmake │ │ │ └── index.rst │ │ ├── compiling.rst │ │ ├── conf.py │ │ ├── faq.rst │ │ ├── index.rst │ │ ├── installing.rst │ │ ├── limitations.rst │ │ ├── pybind11-logo.png │ │ ├── pybind11_vs_boost_python1.png │ │ ├── pybind11_vs_boost_python1.svg │ │ ├── pybind11_vs_boost_python2.png │ │ ├── pybind11_vs_boost_python2.svg │ │ ├── reference.rst │ │ ├── release.rst │ │ ├── requirements.txt │ │ └── upgrade.rst │ │ ├── include │ │ └── pybind11 │ │ │ ├── attr.h │ │ │ ├── buffer_info.h │ │ │ ├── cast.h │ │ │ ├── chrono.h │ │ │ ├── common.h │ │ │ ├── complex.h │ │ │ ├── detail │ │ │ ├── class.h │ │ │ ├── common.h │ │ │ ├── descr.h │ │ │ ├── init.h │ │ │ ├── internals.h │ │ │ ├── type_caster_base.h │ │ │ └── typeid.h │ │ │ ├── eigen.h │ │ │ ├── embed.h │ │ │ ├── eval.h │ │ │ ├── functional.h │ │ │ ├── gil.h │ │ │ ├── iostream.h │ │ │ ├── numpy.h │ │ │ ├── operators.h │ │ │ ├── options.h │ │ │ ├── pybind11.h │ │ │ ├── pytypes.h │ │ │ ├── stl.h │ │ │ ├── stl │ │ │ └── filesystem.h │ │ │ └── stl_bind.h │ │ ├── noxfile.py │ │ ├── pybind11 │ │ ├── __init__.py │ │ ├── __main__.py │ │ ├── _version.py │ │ ├── _version.pyi │ │ ├── commands.py │ │ ├── py.typed │ │ ├── setup_helpers.py │ │ └── setup_helpers.pyi │ │ ├── pyproject.toml │ │ ├── setup.cfg │ │ ├── setup.py │ │ ├── tests │ │ ├── CMakeLists.txt │ │ ├── conftest.py │ │ ├── constructor_stats.h │ │ ├── cross_module_gil_utils.cpp │ │ ├── cross_module_interleaved_error_already_set.cpp │ │ ├── env.py │ │ ├── extra_python_package │ │ │ ├── pytest.ini │ │ │ └── test_files.py │ │ ├── extra_setuptools │ │ │ ├── pytest.ini │ │ │ └── test_setuphelper.py │ │ ├── local_bindings.h │ │ ├── object.h │ │ ├── pybind11_cross_module_tests.cpp │ │ ├── pybind11_tests.cpp │ │ ├── pybind11_tests.h │ │ ├── pytest.ini │ │ ├── requirements.txt │ │ ├── test_async.cpp │ │ ├── test_async.py │ │ ├── test_buffers.cpp │ │ ├── test_buffers.py │ │ ├── test_builtin_casters.cpp │ │ ├── test_builtin_casters.py │ │ ├── test_call_policies.cpp │ │ ├── test_call_policies.py │ │ ├── test_callbacks.cpp │ │ ├── test_callbacks.py │ │ ├── test_chrono.cpp │ │ ├── test_chrono.py │ │ ├── test_class.cpp │ │ ├── test_class.py │ │ ├── test_cmake_build │ │ │ ├── CMakeLists.txt │ │ │ ├── embed.cpp │ │ │ ├── installed_embed │ │ │ │ └── CMakeLists.txt │ │ │ ├── installed_function │ │ │ │ └── CMakeLists.txt │ │ │ ├── installed_target │ │ │ │ └── CMakeLists.txt │ │ │ ├── main.cpp │ │ │ ├── subdirectory_embed │ │ │ │ └── CMakeLists.txt │ │ │ ├── subdirectory_function │ │ │ │ └── CMakeLists.txt │ │ │ ├── subdirectory_target │ │ │ │ └── CMakeLists.txt │ │ │ └── test.py │ │ ├── test_const_name.cpp │ │ ├── test_const_name.py │ │ ├── test_constants_and_functions.cpp │ │ ├── test_constants_and_functions.py │ │ ├── test_copy_move.cpp │ │ ├── test_copy_move.py │ │ ├── test_custom_type_casters.cpp │ │ ├── test_custom_type_casters.py │ │ ├── test_custom_type_setup.cpp │ │ ├── test_custom_type_setup.py │ │ ├── test_docstring_options.cpp │ │ ├── test_docstring_options.py │ │ ├── test_eigen.cpp │ │ ├── test_eigen.py │ │ ├── test_embed │ │ │ ├── CMakeLists.txt │ │ │ ├── catch.cpp │ │ │ ├── external_module.cpp │ │ │ ├── test_interpreter.cpp │ │ │ ├── test_interpreter.py │ │ │ └── test_trampoline.py │ │ ├── test_enum.cpp │ │ ├── test_enum.py │ │ ├── test_eval.cpp │ │ ├── test_eval.py │ │ ├── test_eval_call.py │ │ ├── test_exceptions.cpp │ │ ├── test_exceptions.h │ │ ├── test_exceptions.py │ │ ├── test_factory_constructors.cpp │ │ ├── test_factory_constructors.py │ │ ├── test_gil_scoped.cpp │ │ ├── test_gil_scoped.py │ │ ├── test_iostream.cpp │ │ ├── test_iostream.py │ │ ├── test_kwargs_and_defaults.cpp │ │ ├── test_kwargs_and_defaults.py │ │ ├── test_local_bindings.cpp │ │ ├── test_local_bindings.py │ │ ├── test_methods_and_attributes.cpp │ │ ├── test_methods_and_attributes.py │ │ ├── test_modules.cpp │ │ ├── test_modules.py │ │ ├── test_multiple_inheritance.cpp │ │ ├── test_multiple_inheritance.py │ │ ├── test_numpy_array.cpp │ │ ├── test_numpy_array.py │ │ ├── test_numpy_dtypes.cpp │ │ ├── test_numpy_dtypes.py │ │ ├── test_numpy_vectorize.cpp │ │ ├── test_numpy_vectorize.py │ │ ├── test_opaque_types.cpp │ │ ├── test_opaque_types.py │ │ ├── test_operator_overloading.cpp │ │ ├── test_operator_overloading.py │ │ ├── test_pickling.cpp │ │ ├── test_pickling.py │ │ ├── test_pytypes.cpp │ │ ├── test_pytypes.py │ │ ├── test_sequences_and_iterators.cpp │ │ ├── test_sequences_and_iterators.py │ │ ├── test_smart_ptr.cpp │ │ ├── test_smart_ptr.py │ │ ├── test_stl.cpp │ │ ├── test_stl.py │ │ ├── test_stl_binders.cpp │ │ ├── test_stl_binders.py │ │ ├── test_tagbased_polymorphic.cpp │ │ ├── test_tagbased_polymorphic.py │ │ ├── test_thread.cpp │ │ ├── test_thread.py │ │ ├── test_union.cpp │ │ ├── test_union.py │ │ ├── test_virtual_functions.cpp │ │ ├── test_virtual_functions.py │ │ ├── valgrind-numpy-scipy.supp │ │ └── valgrind-python.supp │ │ └── tools │ │ ├── FindCatch.cmake │ │ ├── FindEigen3.cmake │ │ ├── FindPythonLibsNew.cmake │ │ ├── JoinPaths.cmake │ │ ├── check-style.sh │ │ ├── cmake_uninstall.cmake.in │ │ ├── codespell_ignore_lines_from_errors.py │ │ ├── libsize.py │ │ ├── make_changelog.py │ │ ├── pybind11.pc.in │ │ ├── pybind11Common.cmake │ │ ├── pybind11Config.cmake.in │ │ ├── pybind11NewTools.cmake │ │ ├── pybind11Tools.cmake │ │ ├── pyproject.toml │ │ ├── setup_global.py.in │ │ └── setup_main.py.in ├── CMakeLists.txt ├── README.md ├── examples │ ├── .gitignore │ ├── bit_to_config.py │ ├── compare_bits.py │ ├── config_to_bit.py │ ├── ddgraph.py │ ├── ecp5um45_bits.py │ ├── graph.py │ ├── logic_tile_bits.py │ ├── logic_tile_config.py │ ├── or_to_and.py │ ├── unknown_stats.py │ └── unpack_repack.py ├── include │ ├── Bels.hpp │ ├── BitDatabase.hpp │ ├── Bitstream.hpp │ ├── CRAM.hpp │ ├── Chip.hpp │ ├── ChipConfig.hpp │ ├── Database.hpp │ ├── DatabasePath.hpp │ ├── DedupChipdb.hpp │ ├── RoutingGraph.hpp │ ├── Tile.hpp │ ├── TileConfig.hpp │ ├── Util.hpp │ ├── list_indexing_suite.h │ └── set_indexing_suite.h ├── src │ ├── Bels.cpp │ ├── BitDatabase.cpp │ ├── Bitstream.cpp │ ├── CRAM.cpp │ ├── Chip.cpp │ ├── ChipConfig.cpp │ ├── Database.cpp │ ├── DedupChipdb.cpp │ ├── OptChipdb.cpp │ ├── PyTrellis.cpp │ ├── RoutingGraph.cpp │ ├── Tile.cpp │ ├── TileConfig.cpp │ └── Util.cpp └── tools │ ├── ecpbram.cpp │ ├── ecpmulti.cpp │ ├── ecppack.cpp │ ├── ecppll.cpp │ ├── ecpunpack.cpp │ ├── version.cpp.in │ ├── version.hpp │ └── wasmexcept.hpp ├── metadata └── ECP5 │ ├── LFE5U-12F │ └── globals.json │ ├── LFE5U-25F │ └── globals.json │ ├── LFE5U-45F │ └── globals.json │ ├── LFE5U-85F │ └── globals.json │ ├── LFE5UM-25F │ └── globals.json │ ├── LFE5UM-45F │ └── globals.json │ ├── LFE5UM-85F │ └── globals.json │ ├── LFE5UM5G-25F │ └── globals.json │ ├── LFE5UM5G-45F │ └── globals.json │ └── LFE5UM5G-85F │ └── globals.json ├── minitests ├── .gitignore ├── ECP5 │ ├── dsp │ │ ├── mult.v │ │ ├── mult1.v │ │ ├── mult1n.ncl │ │ └── preadd.v │ ├── iologic │ │ ├── iddr.v │ │ ├── iddr2.v │ │ ├── iddr7.v │ │ ├── iddr_LSR.v │ │ ├── iddr_inv.v │ │ ├── idelay.v │ │ ├── ireg.v │ │ ├── ireg2.v │ │ ├── oddr.v │ │ ├── oddr7.v │ │ ├── oreg.v │ │ ├── oshx2a.v │ │ └── toreg.v │ ├── ncl │ │ ├── lut.ncl │ │ ├── lut_0.ncl │ │ └── lut_or.ncl │ └── potpourri │ │ ├── dtr.v │ │ ├── jtagg.v │ │ ├── osc.v │ │ └── osc_div.ncl ├── README.md ├── config │ ├── usermclk.lpf │ └── usermclk.v ├── ebr │ ├── ebr.v │ ├── ebr_init.v │ ├── ebr_init_rand.dat │ ├── ebr_init_rand.v │ ├── ebr_inv.v │ └── init.py ├── global │ ├── global.lpf │ └── global.v ├── logic_to_global │ └── l2g.v ├── lut │ ├── const_0.v │ ├── const_1.v │ ├── lut.v │ ├── lut4_reg.v │ ├── lut5_reg.v │ └── lut7.v ├── machxo2 │ ├── cb2 │ │ └── cb2.v │ ├── dcc │ │ ├── dcc1.v │ │ └── dcc2.v │ ├── efb2 │ │ └── EFB.v │ ├── osch │ │ ├── osch.lpf │ │ └── osch.v │ ├── pio │ │ └── bb_machxo2.v │ ├── spr │ │ └── spr.v │ └── vref │ │ ├── vref.lpf │ │ └── vref.v ├── pio │ ├── bb.v │ └── ib.v ├── reg │ ├── async.v │ ├── async_gsr.v │ ├── async_sr.v │ ├── ce.v │ ├── ce_0.v │ ├── ce_inv.v │ ├── ce_over_lsr.v │ ├── clk_0.v │ ├── clk_1.v │ ├── clk_inv.v │ ├── ffmux.v │ ├── gsr.v │ ├── gsr2.v │ ├── latch.v │ ├── latch_inv.v │ ├── lsr_inv.v │ ├── lsr_over_ce.v │ ├── lut_reg.v │ ├── plain.v │ ├── reset.v │ ├── set.v │ └── set_inv.v ├── timing │ ├── arc.ncl │ ├── routed.ncl │ ├── routed_long.ncl │ ├── unrouted_long.ncl │ └── unrouted_long_alt.ncl ├── timing_distances │ ├── span2h │ │ ├── .gitignore │ │ └── make_dists.py │ ├── span2v │ │ ├── .gitignore │ │ └── make_dists.py │ └── span6h │ │ ├── .gitignore │ │ └── make_dists.py ├── timing_loads │ ├── local │ │ ├── .gitignore │ │ └── make_loads.py │ └── span2 │ │ ├── .gitignore │ │ └── make_loads.py └── wire │ ├── wire.v │ ├── wire_pad.lpf │ └── wire_pad.v ├── misc ├── basecfgs │ ├── README.md │ ├── empty_lfe5u-25f.config │ ├── empty_lfe5u-45f.config │ ├── empty_lfe5u-85f.config │ ├── empty_lfe5um-25f.config │ ├── empty_lfe5um-45f.config │ ├── empty_lfe5um-85f.config │ ├── empty_lfe5um5g-25f.config │ ├── empty_lfe5um5g-45f.config │ ├── empty_lfe5um5g-85f.config │ └── empty_machxo2-1200hc.config └── openocd │ ├── ecp5-evn.cfg │ ├── ecp5-versa.cfg │ ├── ecp5-versa5g.cfg │ ├── trellisboard.cfg │ ├── ulx3s.cfg │ └── ulx3s_85k.cfg ├── third_party └── README.md ├── timing ├── fuzzers │ ├── .gitignore │ ├── ECP5 │ │ ├── 010-basic-cells │ │ │ └── fuzzer.py │ │ ├── 012-io │ │ │ ├── fuzzer.py │ │ │ └── pio.v │ │ ├── 013-iol │ │ │ ├── fuzzer.py │ │ │ └── pio.v │ │ ├── 014-ebr │ │ │ ├── ebr_regmode.v │ │ │ ├── ebr_writemode.v │ │ │ └── fuzzer.py │ │ ├── 015-mult │ │ │ ├── fuzzer.py │ │ │ └── mult_pipemode.v │ │ └── 020-basic_routing │ │ │ └── fuzzer.py │ ├── MachXO2 │ │ ├── 010-basic-cells │ │ │ └── fuzzer.py │ │ ├── 012-io │ │ │ ├── fuzzer.py │ │ │ └── pio.v │ │ ├── 014-ebr │ │ │ ├── ebr_regmode.v │ │ │ ├── ebr_writemode.v │ │ │ └── fuzzer.py │ │ └── 020-basic_routing │ │ │ └── fuzzer.py │ ├── MachXO3 │ │ ├── 010-basic-cells │ │ │ └── fuzzer.py │ │ ├── 012-io │ │ │ ├── fuzzer.py │ │ │ └── pio.v │ │ ├── 013-iol │ │ │ ├── fuzzer.py │ │ │ └── pio.v │ │ ├── 014-ebr │ │ │ ├── ebr_regmode.v │ │ │ ├── ebr_writemode.v │ │ │ └── fuzzer.py │ │ └── 020-basic_routing │ │ │ └── fuzzer.py │ └── MachXO3D │ │ ├── 010-basic-cells │ │ └── fuzzer.py │ │ ├── 012-io │ │ ├── fuzzer.py │ │ └── pio.v │ │ ├── 014-ebr │ │ ├── ebr_regmode.v │ │ ├── ebr_writemode.v │ │ └── fuzzer.py │ │ └── 020-basic_routing │ │ └── fuzzer.py ├── resource │ ├── altair.v │ ├── distributed_ram.v │ ├── jt49.v │ ├── jt5205.v │ ├── jt7759.v │ ├── math.v │ ├── nescore.v │ ├── picorv32_large.v │ ├── picorv32_large_blockram.v │ └── picorv32_x20.v └── util │ ├── .gitignore │ ├── __init__.py │ ├── cell_fuzzers.py │ ├── cell_html.py │ ├── cell_timings.py │ ├── design_pip_classes.py │ ├── extract_ncl_routing.py │ ├── interconnect_html.py │ ├── parse_sdf.py │ ├── pip_classes.py │ ├── timing_dbs.py │ └── timing_solver.py ├── tools ├── .gitignore ├── README.md ├── __init__.py ├── bit_to_svf.py ├── compare_bits.py ├── connectivity.py ├── create_empty_bitdbs.py ├── demobuilder │ ├── __init__.py │ ├── blinky.py │ ├── design.py │ └── route.py ├── ecp_vlog.py ├── export_baseconfig.py ├── extract_tilegrid.py ├── get_tilegrid_all.py ├── html_all.py ├── html_bits.py ├── html_tilegrid.py └── read_pinout.py └── util ├── common ├── __init__.py ├── database.py ├── devices.py ├── diamond.py ├── isptcl.py ├── nets │ ├── __init__.py │ ├── __main__.py │ ├── ecp5.py │ ├── general.py │ ├── machxo2.py │ └── util.py └── tiles.py └── fuzz ├── dbcopy.py ├── dbfixup.py ├── fuzzconfig.py ├── fuzzloops.py ├── interconnect.py └── nonrouting.py /.github/archlinux/.SRCINFO: -------------------------------------------------------------------------------- 1 | pkgname = prjtrellis-git 2 | -------------------------------------------------------------------------------- /.github/archlinux/PKGBUILD: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.github/archlinux/PKGBUILD -------------------------------------------------------------------------------- /.github/autolabeler.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.github/autolabeler.yml -------------------------------------------------------------------------------- /.github/workflows/arch-pkg.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.github/workflows/arch-pkg.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.gitmodules -------------------------------------------------------------------------------- /.readthedocs.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.readthedocs.yaml -------------------------------------------------------------------------------- /.update-contributing.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/.update-contributing.py -------------------------------------------------------------------------------- /CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/COPYING -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/README.md -------------------------------------------------------------------------------- /create-empty-db.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/create-empty-db.sh -------------------------------------------------------------------------------- /devices.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/devices.json -------------------------------------------------------------------------------- /diamond.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/diamond.sh -------------------------------------------------------------------------------- /diamond_tcl.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/diamond_tcl.sh -------------------------------------------------------------------------------- /docs/.gitignore: -------------------------------------------------------------------------------- 1 | _build 2 | -------------------------------------------------------------------------------- /docs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/Makefile -------------------------------------------------------------------------------- /docs/architecture/bitstream_format.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/bitstream_format.rst -------------------------------------------------------------------------------- /docs/architecture/general_routing.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/general_routing.rst -------------------------------------------------------------------------------- /docs/architecture/global_routing.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/global_routing.rst -------------------------------------------------------------------------------- /docs/architecture/glossary.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/glossary.rst -------------------------------------------------------------------------------- /docs/architecture/overview.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/overview.rst -------------------------------------------------------------------------------- /docs/architecture/tiles.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/architecture/tiles.rst -------------------------------------------------------------------------------- /docs/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/conf.py -------------------------------------------------------------------------------- /docs/db_dev_process/overview.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/db_dev_process/overview.rst -------------------------------------------------------------------------------- /docs/dsp_support/dsp_support.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/dsp_support/dsp_support.rst -------------------------------------------------------------------------------- /docs/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/index.rst -------------------------------------------------------------------------------- /docs/libtrellis/overview.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/libtrellis/overview.rst -------------------------------------------------------------------------------- /docs/libtrellis/textconfig.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/libtrellis/textconfig.rst -------------------------------------------------------------------------------- /docs/markdown_code_symlinks.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/markdown_code_symlinks.py -------------------------------------------------------------------------------- /docs/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/docs/requirements.txt -------------------------------------------------------------------------------- /environment.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/environment.sh -------------------------------------------------------------------------------- /examples/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/.gitignore -------------------------------------------------------------------------------- /examples/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/README.md -------------------------------------------------------------------------------- /examples/ecp5_evn/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn/Makefile -------------------------------------------------------------------------------- /examples/ecp5_evn/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn/README.md -------------------------------------------------------------------------------- /examples/ecp5_evn/blinky.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn/blinky.v -------------------------------------------------------------------------------- /examples/ecp5_evn/ecp5evn.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn/ecp5evn.lpf -------------------------------------------------------------------------------- /examples/ecp5_evn_multiboot/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn_multiboot/Makefile -------------------------------------------------------------------------------- /examples/ecp5_evn_multiboot/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn_multiboot/README.md -------------------------------------------------------------------------------- /examples/ecp5_evn_multiboot/blinky1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn_multiboot/blinky1.v -------------------------------------------------------------------------------- /examples/ecp5_evn_multiboot/blinky2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn_multiboot/blinky2.v -------------------------------------------------------------------------------- /examples/ecp5_evn_multiboot/ecp5evn.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ecp5_evn_multiboot/ecp5evn.lpf -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/.gitignore -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/Makefile -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/attosoc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/attosoc.v -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/attosoc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/attosoc_tb.v -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/firmware.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/firmware.s -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/io_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/io_wrapper.v -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/picorv32.v -------------------------------------------------------------------------------- /examples/picorv32_tinyfpga/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_tinyfpga/sections.lds -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/.gitignore -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/Makefile -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/attosoc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/attosoc.v -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/attosoc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/attosoc_tb.v -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/firmware.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/firmware.s -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/io_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/io_wrapper.v -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/picorv32.v -------------------------------------------------------------------------------- /examples/picorv32_ulx3s/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_ulx3s/sections.lds -------------------------------------------------------------------------------- /examples/picorv32_versa5g/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/.gitignore -------------------------------------------------------------------------------- /examples/picorv32_versa5g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/Makefile -------------------------------------------------------------------------------- /examples/picorv32_versa5g/attosoc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/attosoc.v -------------------------------------------------------------------------------- /examples/picorv32_versa5g/attosoc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/attosoc_tb.v -------------------------------------------------------------------------------- /examples/picorv32_versa5g/firmware.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/firmware.s -------------------------------------------------------------------------------- /examples/picorv32_versa5g/io_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/io_wrapper.v -------------------------------------------------------------------------------- /examples/picorv32_versa5g/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/picorv32.v -------------------------------------------------------------------------------- /examples/picorv32_versa5g/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/picorv32_versa5g/sections.lds -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/.gitignore -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/Makefile -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/README.md -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/attosoc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/attosoc.v -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/attosoc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/attosoc_tb.v -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/ecp5evn.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/ecp5evn.lpf -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/firmware.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/firmware.c -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/makehex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/makehex.py -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/picorv32.v -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/pll.v -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/sections.lds -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/simpleuart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/simpleuart.v -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/start.s -------------------------------------------------------------------------------- /examples/soc_ecp5_evn/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_ecp5_evn/top.v -------------------------------------------------------------------------------- /examples/soc_versa5g/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/.gitignore -------------------------------------------------------------------------------- /examples/soc_versa5g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/Makefile -------------------------------------------------------------------------------- /examples/soc_versa5g/attosoc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/attosoc.v -------------------------------------------------------------------------------- /examples/soc_versa5g/attosoc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/attosoc_tb.v -------------------------------------------------------------------------------- /examples/soc_versa5g/firmware.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/firmware.c -------------------------------------------------------------------------------- /examples/soc_versa5g/makehex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/makehex.py -------------------------------------------------------------------------------- /examples/soc_versa5g/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/picorv32.v -------------------------------------------------------------------------------- /examples/soc_versa5g/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/pll.v -------------------------------------------------------------------------------- /examples/soc_versa5g/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/sections.lds -------------------------------------------------------------------------------- /examples/soc_versa5g/simpleuart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/simpleuart.v -------------------------------------------------------------------------------- /examples/soc_versa5g/start.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/start.s -------------------------------------------------------------------------------- /examples/soc_versa5g/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/top.v -------------------------------------------------------------------------------- /examples/soc_versa5g/versa.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/soc_versa5g/versa.lpf -------------------------------------------------------------------------------- /examples/tinyfpga_ax/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/.gitignore -------------------------------------------------------------------------------- /examples/tinyfpga_ax/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/Makefile -------------------------------------------------------------------------------- /examples/tinyfpga_ax/blinky.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/blinky.lpf -------------------------------------------------------------------------------- /examples/tinyfpga_ax/blinky.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/blinky.v -------------------------------------------------------------------------------- /examples/tinyfpga_ax/blinky_ext.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/blinky_ext.lpf -------------------------------------------------------------------------------- /examples/tinyfpga_ax/blinky_ext.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/blinky_ext.v -------------------------------------------------------------------------------- /examples/tinyfpga_ax/uart.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/uart.lpf -------------------------------------------------------------------------------- /examples/tinyfpga_ax/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_ax/uart.v -------------------------------------------------------------------------------- /examples/tinyfpga_rev1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev1/Makefile -------------------------------------------------------------------------------- /examples/tinyfpga_rev1/blinky.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev1/blinky.v -------------------------------------------------------------------------------- /examples/tinyfpga_rev1/empty_85k.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev1/empty_85k.config -------------------------------------------------------------------------------- /examples/tinyfpga_rev1/morse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev1/morse.v -------------------------------------------------------------------------------- /examples/tinyfpga_rev2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev2/Makefile -------------------------------------------------------------------------------- /examples/tinyfpga_rev2/morse.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev2/morse.lpf -------------------------------------------------------------------------------- /examples/tinyfpga_rev2/morse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/tinyfpga_rev2/morse.v -------------------------------------------------------------------------------- /examples/ulx3s/12.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/12.mk -------------------------------------------------------------------------------- /examples/ulx3s/85k.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/85k.mk -------------------------------------------------------------------------------- /examples/ulx3s/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/README.md -------------------------------------------------------------------------------- /examples/ulx3s/blinky.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/blinky.v -------------------------------------------------------------------------------- /examples/ulx3s/hello.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/hello.v -------------------------------------------------------------------------------- /examples/ulx3s/pll_120.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/pll_120.v -------------------------------------------------------------------------------- /examples/ulx3s/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/uart.v -------------------------------------------------------------------------------- /examples/ulx3s/ulx3s_v20.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/ulx3s_v20.lpf -------------------------------------------------------------------------------- /examples/ulx3s/util.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s/util.v -------------------------------------------------------------------------------- /examples/ulx3s_12k_multiboot/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s_12k_multiboot/Makefile -------------------------------------------------------------------------------- /examples/ulx3s_12k_multiboot/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s_12k_multiboot/README.md -------------------------------------------------------------------------------- /examples/ulx3s_12k_multiboot/blinky1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s_12k_multiboot/blinky1.v -------------------------------------------------------------------------------- /examples/ulx3s_12k_multiboot/blinky2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s_12k_multiboot/blinky2.v -------------------------------------------------------------------------------- /examples/ulx3s_12k_multiboot/ulx3s.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/ulx3s_12k_multiboot/ulx3s.lpf -------------------------------------------------------------------------------- /examples/versa5g/.gitignore: -------------------------------------------------------------------------------- 1 | *.vh 2 | *.svf 3 | -------------------------------------------------------------------------------- /examples/versa5g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/versa5g/Makefile -------------------------------------------------------------------------------- /examples/versa5g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/versa5g/README.md -------------------------------------------------------------------------------- /examples/versa5g/demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/versa5g/demo.v -------------------------------------------------------------------------------- /examples/versa5g/make_14seg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/versa5g/make_14seg.py -------------------------------------------------------------------------------- /examples/versa5g/text.in: -------------------------------------------------------------------------------- 1 | HELLO WORLD FROM PROJECT TRELLIS ON THE VERSA BOARD 2 | -------------------------------------------------------------------------------- /examples/versa5g/versa.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/examples/versa5g/versa.lpf -------------------------------------------------------------------------------- /experiments/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/.gitignore -------------------------------------------------------------------------------- /experiments/ECP5/lut_init/fuzz_lut_init.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/ECP5/lut_init/fuzz_lut_init.py -------------------------------------------------------------------------------- /experiments/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/README.md -------------------------------------------------------------------------------- /experiments/machxo2/ccu2_mux/ccu2_mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/machxo2/ccu2_mux/ccu2_mux.py -------------------------------------------------------------------------------- /experiments/machxo2/findnets/findnets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/machxo2/findnets/findnets.py -------------------------------------------------------------------------------- /experiments/machxo2/findnets/plc2route.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/machxo2/findnets/plc2route.ncl -------------------------------------------------------------------------------- /experiments/machxo2/io_params/.gitignore: -------------------------------------------------------------------------------- 1 | *_diff.txt 2 | -------------------------------------------------------------------------------- /experiments/machxo2/io_params/io_params.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/experiments/machxo2/io_params/io_params.py -------------------------------------------------------------------------------- /fuzzers/.gitignore: -------------------------------------------------------------------------------- 1 | work/ 2 | *.journal 3 | -------------------------------------------------------------------------------- /fuzzers/ECP5/001-plc2_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/001-plc2_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/003-lut_init/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/003-lut_init/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/003-lut_init/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/003-lut_init/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/003-lut_init/lut.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/003-lut_init/lut.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/005-reg_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/005-reg_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/005-reg_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/005-reg_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/005-reg_config/reg.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/005-reg_config/reg.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/007-plc2_cemux/cemux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/007-plc2_cemux/cemux.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/007-plc2_cemux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/007-plc2_cemux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/007-plc2_cemux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/007-plc2_cemux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/008-plc2_clkmux/clkmux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/008-plc2_clkmux/clkmux.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/008-plc2_clkmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/008-plc2_clkmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/008-plc2_clkmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/008-plc2_clkmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/009-plc2_lsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/009-plc2_lsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/009-plc2_lsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/009-plc2_lsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/009-plc2_lsr/lsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/009-plc2_lsr/lsr.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/010-plc2_modes/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/010-plc2_modes/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/010-plc2_modes/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/010-plc2_modes/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/010-plc2_modes/modes.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/010-plc2_modes/modes.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/011-ccu2_inject/ccu2.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/011-ccu2_inject/ccu2.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/011-ccu2_inject/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/011-ccu2_inject/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/011-ccu2_inject/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/011-ccu2_inject/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/012-ccu2_nmux/ccu2.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/012-ccu2_nmux/ccu2.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/012-ccu2_nmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/012-ccu2_nmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/012-ccu2_nmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/012-ccu2_nmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/013-plc2_mkmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/013-plc2_mkmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/013-plc2_mkmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/013-plc2_mkmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/013-plc2_mkmux/mkmux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/013-plc2_mkmux/mkmux.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/014-plc2_wremux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/014-plc2_wremux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/014-plc2_wremux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/014-plc2_wremux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/014-plc2_wremux/wremux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/014-plc2_wremux/wremux.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/017-patch_carry/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/017-patch_carry/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/020-tap_drive/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/020-tap_drive/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/020-tap_drive/tap.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/020-tap_drive/tap.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/021-spine/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/021-spine/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/021-spine/spine_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/021-spine/spine_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/021-spine/spine_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/021-spine/spine_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/021-spine/spine_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/021-spine/spine_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/023-cmux/cmux_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/023-cmux/cmux_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/023-cmux/cmux_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/023-cmux/cmux_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/023-cmux/cmux_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/023-cmux/cmux_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/023-cmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/023-cmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/025-midmux/emux_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/025-midmux/emux_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/025-midmux/emux_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/025-midmux/emux_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/025-midmux/emux_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/025-midmux/emux_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/025-midmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/025-midmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/026-dcc/dcc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/026-dcc/dcc.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/026-dcc/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/026-dcc/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/026-dcc/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/026-dcc/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/dcs.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/dcs.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/dcs_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/dcs_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/dcs_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/dcs_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/empty_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/empty_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/empty_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/empty_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/027-dcs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/027-dcs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/028-copy_midmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/028-copy_midmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/030-cib_routing/cibroute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/030-cib_routing/cibroute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/030-cib_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/030-cib_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/031-cib_lr_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/031-cib_lr_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/040-ebr_routing/ebrroute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/040-ebr_routing/ebrroute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/040-ebr_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/040-ebr_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/041-ebr_config/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/041-ebr_config/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/041-ebr_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/041-ebr_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/041-ebr_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/041-ebr_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/042-ebr_mux/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/042-ebr_mux/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/042-ebr_mux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/042-ebr_mux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/042-ebr_mux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/042-ebr_mux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/043-cib_constmux/cibconst.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/043-cib_constmux/cibconst.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/043-cib_constmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/043-cib_constmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/043-cib_constmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/043-cib_constmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/047-copy_ebr_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/047-copy_ebr_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/050-pio_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/050-pio_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/050-pio_routing/pioroute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/050-pio_routing/pioroute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/051-pio_ioconfig/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/051-pio_ioconfig/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/051-pio_ioconfig/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/051-pio_ioconfig/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/051-pio_ioconfig/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/051-pio_ioconfig/pio.lpf -------------------------------------------------------------------------------- /fuzzers/ECP5/051-pio_ioconfig/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/051-pio_ioconfig/pio.v -------------------------------------------------------------------------------- /fuzzers/ECP5/053-pio_term/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/053-pio_term/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/053-pio_term/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/053-pio_term/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/053-pio_term/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/053-pio_term/pio.lpf -------------------------------------------------------------------------------- /fuzzers/ECP5/053-pio_term/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/053-pio_term/pio.v -------------------------------------------------------------------------------- /fuzzers/ECP5/057-bankref/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/057-bankref/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/057-bankref/empty_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/057-bankref/empty_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/057-bankref/empty_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/057-bankref/empty_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/057-bankref/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/057-bankref/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/057-bankref/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/057-bankref/pio.v -------------------------------------------------------------------------------- /fuzzers/ECP5/060-iologic_modes/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/060-iologic_modes/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/060-iologic_modes/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/060-iologic_modes/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/060-iologic_modes/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/060-iologic_modes/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/061-basic_ddr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/061-basic_ddr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/061-basic_ddr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/061-basic_ddr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/061-basic_ddr/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/061-basic_ddr/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/063-oddrxn/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/063-oddrxn/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/063-oddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/063-oddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/063-oddrxn/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/063-oddrxn/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/064-iddrxn/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/064-iddrxn/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/064-iddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/064-iddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/064-iddrxn/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/064-iddrxn/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/065-mddrx/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/065-mddrx/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/065-mddrx/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/065-mddrx/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/065-mddrx/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/065-mddrx/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/066-iodelay/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/066-iodelay/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/066-iodelay/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/066-iodelay/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/066-iodelay/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/066-iodelay/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/067-ioreg/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/067-ioreg/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/067-ioreg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/067-ioreg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/067-ioreg/iologic.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/067-ioreg/iologic.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/069-copy_pio_data/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/069-copy_pio_data/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/070-dsp_routing/dsproute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/070-dsp_routing/dsproute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/070-dsp_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/070-dsp_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/071-dsp_constmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/071-dsp_constmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/071-dsp_constmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/071-dsp_constmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/073-mult18_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/073-mult18_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/073-mult18_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/073-mult18_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/075-alu54b_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/075-alu54b_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/075-alu54b_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/075-alu54b_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/076-dsp_cibo/dspconfig.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/076-dsp_cibo/dspconfig.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/076-dsp_cibo/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/076-dsp_cibo/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/076-dsp_cibo/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/076-dsp_cibo/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/077-copy_dsp_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/077-copy_dsp_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/090-pll_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/090-pll_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/090-pll_routing/pllroute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/090-pll_routing/pllroute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/091-pll_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/091-pll_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/091-pll_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/091-pll_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/091-pll_config/pllconfig.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/091-pll_config/pllconfig.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/095-copy_pllconfig/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/095-copy_pllconfig/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/100-usrmclk/cclk.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/100-usrmclk/cclk.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/100-usrmclk/cclk_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/100-usrmclk/cclk_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/100-usrmclk/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/100-usrmclk/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/100-usrmclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/100-usrmclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/101-dtr/dtr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/101-dtr/dtr.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/101-dtr/dtr_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/101-dtr/dtr_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/101-dtr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/101-dtr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/101-dtr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/101-dtr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/102-oscg/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/102-oscg/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/102-oscg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/102-oscg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/102-oscg/osc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/102-oscg/osc.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/102-oscg/osc_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/102-oscg/osc_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/gsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/gsr.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/gsr_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/gsr_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/gsr_routing_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/gsr_routing_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/103-gsr/gsr_routing_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/103-gsr/gsr_routing_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/104-jtagg/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/104-jtagg/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/104-jtagg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/104-jtagg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/104-jtagg/jtag.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/104-jtagg/jtag.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/104-jtagg/jtag_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/104-jtagg/jtag_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/105-sedga/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/105-sedga/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/105-sedga/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/105-sedga/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/105-sedga/sed.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/105-sedga/sed.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/105-sedga/sed_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/105-sedga/sed_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/110-dcu_routing/dcuroute.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/110-dcu_routing/dcuroute.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/110-dcu_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/110-dcu_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/112-dcu_config/dcuconfig.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/112-dcu_config/dcuconfig.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/112-dcu_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/112-dcu_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/112-dcu_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/112-dcu_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/114-extrefb/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/114-extrefb/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/114-extrefb/extref.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/114-extrefb/extref.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/114-extrefb/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/114-extrefb/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/116-midmux-dcu/emux_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/116-midmux-dcu/emux_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/116-midmux-dcu/emux_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/116-midmux-dcu/emux_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/116-midmux-dcu/emux_85k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/116-midmux-dcu/emux_85k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/116-midmux-dcu/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/116-midmux-dcu/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/117-pcsclkdiv/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/117-pcsclkdiv/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/117-pcsclkdiv/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/117-pcsclkdiv/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/117-pcsclkdiv/pcsclkdiv.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/117-pcsclkdiv/pcsclkdiv.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/120-clkdiv/clkdiv.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/120-clkdiv/clkdiv.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/120-clkdiv/clkdiv_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/120-clkdiv/clkdiv_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/120-clkdiv/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/120-clkdiv/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/120-clkdiv/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/120-clkdiv/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/121-eclk/emux_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/121-eclk/emux_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/121-eclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/121-eclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/122-eclksync/eclksync.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/122-eclksync/eclksync.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/122-eclksync/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/122-eclksync/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/122-eclksync/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/122-eclksync/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/125-brgeclk/emux_45k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/125-brgeclk/emux_45k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/125-brgeclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/125-brgeclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/126-eclkbridgecs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/126-eclkbridgecs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/126-eclkbridgecs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/126-eclkbridgecs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/130-dqsbuf/dqsbuf.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/130-dqsbuf/dqsbuf.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/130-dqsbuf/dqsbuf_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/130-dqsbuf/dqsbuf_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/130-dqsbuf/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/130-dqsbuf/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/130-dqsbuf/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/130-dqsbuf/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/132-dlldel/dlldel.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/132-dlldel/dlldel.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/132-dlldel/dlldel_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/132-dlldel/dlldel_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/132-dlldel/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/132-dlldel/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/132-dlldel/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/132-dlldel/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/ddrdll.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/ddrdll.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/ddrdll_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/ddrdll_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/ddrdll_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/ddrdll_routing.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/empty_25k.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/empty_25k.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/133-ddrdll/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/133-ddrdll/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/140-sysconfig/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/140-sysconfig/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/140-sysconfig/empty.prf: -------------------------------------------------------------------------------- 1 | SYSCONFIG ${sysconfig}; -------------------------------------------------------------------------------- /fuzzers/ECP5/140-sysconfig/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/140-sysconfig/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/142-bitargs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/142-bitargs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/142-bitargs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/142-bitargs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/143-bankref8/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/143-bankref8/empty.ncl -------------------------------------------------------------------------------- /fuzzers/ECP5/143-bankref8/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/143-bankref8/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/143-bankref8/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/143-bankref8/pio.lpf -------------------------------------------------------------------------------- /fuzzers/ECP5/143-bankref8/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/143-bankref8/pio.v -------------------------------------------------------------------------------- /fuzzers/ECP5/144-bootaddr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/144-bootaddr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/ECP5/900-db_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/ECP5/900-db_fixup/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/README.md -------------------------------------------------------------------------------- /fuzzers/machxo2/001-plc2_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/001-plc2_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/003-lut_init/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/003-lut_init/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/003-lut_init/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/003-lut_init/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/003-lut_init/lut.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/003-lut_init/lut.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/005-reg_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/005-reg_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/005-reg_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/005-reg_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/005-reg_config/reg.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/005-reg_config/reg.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/007-plc2_cemux/cemux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/007-plc2_cemux/cemux.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/007-plc2_cemux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/007-plc2_cemux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/007-plc2_cemux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/007-plc2_cemux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/008-plc2_clkmux/clkmux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/008-plc2_clkmux/clkmux.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/008-plc2_clkmux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/008-plc2_clkmux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/008-plc2_clkmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/008-plc2_clkmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/009-plc2_lsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/009-plc2_lsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/009-plc2_lsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/009-plc2_lsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/009-plc2_lsr/lsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/009-plc2_lsr/lsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/010-plc2_modes/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/010-plc2_modes/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/010-plc2_modes/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/010-plc2_modes/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/010-plc2_modes/modes.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/010-plc2_modes/modes.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/011-ccu2_inject/ccu2.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/011-ccu2_inject/ccu2.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/011-ccu2_inject/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/011-ccu2_inject/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/011-ccu2_inject/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/011-ccu2_inject/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/014-plc2_wremux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/014-plc2_wremux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/014-plc2_wremux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/014-plc2_wremux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/014-plc2_wremux/wremux.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/014-plc2_wremux/wremux.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/017-patch_carry/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/017-patch_carry/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/021-glb-entry/1200/tap.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/021-glb-entry/1200/tap.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/021-glb-entry/7000/tap.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/021-glb-entry/7000/tap.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/1200/dcc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/1200/dcc.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/1200/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/1200/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/1200/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/1200/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/7000/dcc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/7000/dcc.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/7000/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/7000/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/023-glb-dcc/7000/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/023-glb-dcc/7000/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/024-glb-branch/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/024-glb-branch/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/1200/dcm.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/1200/dcm.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/1200/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/1200/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/1200/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/1200/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/7000/dcm.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/7000/dcm.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/7000/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/7000/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/025-glb-dcm/7000/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/025-glb-dcm/7000/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/034-cib_ebrn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/034-cib_ebrn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/040-ebr_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/040-ebr_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/040-ebr_routing/mk_nets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/040-ebr_routing/mk_nets.py -------------------------------------------------------------------------------- /fuzzers/machxo2/041-ebr_config/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/041-ebr_config/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/041-ebr_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/041-ebr_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/041-ebr_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/041-ebr_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/042-ebr_mux/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/042-ebr_mux/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/042-ebr_mux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/042-ebr_mux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/042-ebr_mux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/042-ebr_mux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/050-pio_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/050-pio_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/050-pio_routing/mk_nets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/050-pio_routing/mk_nets.py -------------------------------------------------------------------------------- /fuzzers/machxo2/051-pio_attrs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/051-pio_attrs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/051-pio_attrs/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/051-pio_attrs/pio.lpf -------------------------------------------------------------------------------- /fuzzers/machxo2/051-pio_attrs/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/051-pio_attrs/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo2/052-pio_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/052-pio_fixup/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/empty_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/empty_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/empty_7000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/empty_7000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/pio_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/pio_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/pio_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/pio_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/054-pgmux/pio_7000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/054-pgmux/pio_7000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/057-bankref/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/057-bankref/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/057-bankref/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/057-bankref/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/057-bankref/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/057-bankref/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo2/061-basic_ddr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/061-basic_ddr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/063-oddrxn/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/063-oddrxn/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/063-oddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/063-oddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/064-iddrxn/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/064-iddrxn/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/064-iddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/064-iddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/066-iodelay/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/066-iodelay/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/066-iodelay/empty_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/066-iodelay/empty_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/066-iodelay/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/066-iodelay/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/067-ioreg/empty_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/067-ioreg/empty_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/067-ioreg/empty_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/067-ioreg/empty_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/067-ioreg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/067-ioreg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/067-ioreg/iologic_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/067-ioreg/iologic_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/067-ioreg/iologic_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/067-ioreg/iologic_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/090-pll_routing/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/090-pll_routing/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/090-pll_routing/mk_nets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/090-pll_routing/mk_nets.py -------------------------------------------------------------------------------- /fuzzers/machxo2/091-pll_config/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/091-pll_config/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/091-pll_config/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/091-pll_config/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/102-oscg/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/102-oscg/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/102-oscg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/102-oscg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/102-oscg/osc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/102-oscg/osc.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/102-oscg/osc_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/102-oscg/osc_routing.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/103-gsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/103-gsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/103-gsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/103-gsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/103-gsr/gsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/103-gsr/gsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/103-gsr/gsr_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/103-gsr/gsr_routing.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/jtag.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/jtag.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/routing_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/routing_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/routing_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/routing_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/routing_4000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/routing_4000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/104-jtagf/routing_7000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/104-jtagf/routing_7000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/105-sedfa/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/105-sedfa/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/105-sedfa/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/105-sedfa/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/105-sedfa/sed.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/105-sedfa/sed.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/105-sedfa/sed_mode.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/105-sedfa/sed_mode.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/105-sedfa/sed_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/105-sedfa/sed_routing.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/106-tsall/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/106-tsall/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/106-tsall/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/106-tsall/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/106-tsall/tsall.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/106-tsall/tsall.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/107-start/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/107-start/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/107-start/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/107-start/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/107-start/start.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/107-start/start.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/108-pcntr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/108-pcntr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/108-pcntr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/108-pcntr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/108-pcntr/pcntr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/108-pcntr/pcntr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/routing_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/routing_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/routing_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/routing_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/routing_4000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/routing_4000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/109-efb/routing_7000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/109-efb/routing_7000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/1200/clkdiv.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/1200/clkdiv.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/1200/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/1200/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/1200/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/1200/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/2000/clkdiv.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/2000/clkdiv.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/2000/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/2000/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/120-clkdiv/2000/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/120-clkdiv/2000/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/121-eclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/121-eclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/121-eclk/routing_1200.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/121-eclk/routing_1200.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/121-eclk/routing_2000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/121-eclk/routing_2000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/121-eclk/routing_4000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/121-eclk/routing_4000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/121-eclk/routing_7000.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/121-eclk/routing_7000.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/132-dlldel/1200/dlldel.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/132-dlldel/1200/dlldel.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/132-dlldel/1200/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/132-dlldel/1200/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/133-dqsdll/dqsdll.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/133-dqsdll/dqsdll.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/133-dqsdll/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/133-dqsdll/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/133-dqsdll/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/133-dqsdll/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/140-sysconfig/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/140-sysconfig/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/140-sysconfig/empty.prf: -------------------------------------------------------------------------------- 1 | ${sysconfig} 2 | -------------------------------------------------------------------------------- /fuzzers/machxo2/140-sysconfig/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/140-sysconfig/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/142-bitargs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/142-bitargs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo2/142-bitargs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/142-bitargs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo2/900-db_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo2/900-db_fixup/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/003-lut_init/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/003-lut_init/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/003-lut_init/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/003-lut_init/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/003-lut_init/lut.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/003-lut_init/lut.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/005-reg_config/reg.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/005-reg_config/reg.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/009-plc2_lsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/009-plc2_lsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/009-plc2_lsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/009-plc2_lsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/009-plc2_lsr/lsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/009-plc2_lsr/lsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/034-cib_ebrn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/034-cib_ebrn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/041-ebr_config/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/041-ebr_config/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/042-ebr_mux/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/042-ebr_mux/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/042-ebr_mux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/042-ebr_mux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/042-ebr_mux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/042-ebr_mux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/051-pio_attrs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/051-pio_attrs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/051-pio_attrs/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/051-pio_attrs/pio.lpf -------------------------------------------------------------------------------- /fuzzers/machxo3/051-pio_attrs/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/051-pio_attrs/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo3/052-pio_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/052-pio_fixup/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/054-pgmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/054-pgmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/054-pgmux/pio_1300.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/054-pgmux/pio_1300.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/054-pgmux/pio_2100.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/054-pgmux/pio_2100.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/054-pgmux/pio_6900.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/054-pgmux/pio_6900.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/057-bankref/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/057-bankref/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/057-bankref/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/057-bankref/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo3/061-basic_ddr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/061-basic_ddr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/063-oddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/063-oddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/064-iddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/064-iddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/066-iodelay/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/066-iodelay/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/067-ioreg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/067-ioreg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/102-oscg/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/102-oscg/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/102-oscg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/102-oscg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/102-oscg/osc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/102-oscg/osc.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/103-gsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/103-gsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/103-gsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/103-gsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/103-gsr/gsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/103-gsr/gsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/103-gsr/gsr_routing.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/103-gsr/gsr_routing.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/104-jtagf/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/104-jtagf/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/104-jtagf/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/104-jtagf/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/104-jtagf/jtag.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/104-jtagf/jtag.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/105-sedfa/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/105-sedfa/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/105-sedfa/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/105-sedfa/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/105-sedfa/sed.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/105-sedfa/sed.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/105-sedfa/sed_mode.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/105-sedfa/sed_mode.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/106-tsall/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/106-tsall/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/106-tsall/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/106-tsall/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/106-tsall/tsall.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/106-tsall/tsall.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/107-start/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/107-start/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/107-start/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/107-start/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/107-start/start.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/107-start/start.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/108-pcntr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/108-pcntr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/108-pcntr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/108-pcntr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/108-pcntr/pcntr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/108-pcntr/pcntr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/109-efb/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/109-efb/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/109-efb/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/109-efb/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/121-eclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/121-eclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/133-dqsdll/dqsdll.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/133-dqsdll/dqsdll.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/133-dqsdll/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/133-dqsdll/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/133-dqsdll/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/133-dqsdll/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/140-sysconfig/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/140-sysconfig/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/140-sysconfig/empty.prf: -------------------------------------------------------------------------------- 1 | ${sysconfig} 2 | -------------------------------------------------------------------------------- /fuzzers/machxo3/140-sysconfig/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/140-sysconfig/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/142-bitargs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/142-bitargs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3/142-bitargs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/142-bitargs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3/900-db_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3/900-db_fixup/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/003-lut_init/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/003-lut_init/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/003-lut_init/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/003-lut_init/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/003-lut_init/lut.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/003-lut_init/lut.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/005-reg_config/reg.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/005-reg_config/reg.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/009-plc2_lsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/009-plc2_lsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/009-plc2_lsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/009-plc2_lsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/009-plc2_lsr/lsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/009-plc2_lsr/lsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/034-cib_ebrn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/034-cib_ebrn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/041-ebr_config/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/041-ebr_config/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/042-ebr_mux/ebr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/042-ebr_mux/ebr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/042-ebr_mux/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/042-ebr_mux/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/042-ebr_mux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/042-ebr_mux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/051-pio_attrs/pio.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/051-pio_attrs/pio.lpf -------------------------------------------------------------------------------- /fuzzers/machxo3d/051-pio_attrs/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/051-pio_attrs/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo3d/054-pgmux/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/054-pgmux/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/054-pgmux/pio_9400.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/054-pgmux/pio_9400.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/057-bankref/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/057-bankref/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/057-bankref/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/057-bankref/pio.v -------------------------------------------------------------------------------- /fuzzers/machxo3d/063-oddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/063-oddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/064-iddrxn/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/064-iddrxn/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/066-iodelay/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/066-iodelay/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/067-ioreg/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/067-ioreg/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/102-oscj/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/102-oscj/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/102-oscj/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/102-oscj/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/102-oscj/osc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/102-oscj/osc.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/103-gsr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/103-gsr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/103-gsr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/103-gsr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/103-gsr/gsr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/103-gsr/gsr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/104-jtagf/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/104-jtagf/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/104-jtagf/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/104-jtagf/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/104-jtagf/jtag.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/104-jtagf/jtag.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/105-sedfa/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/105-sedfa/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/105-sedfa/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/105-sedfa/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/105-sedfa/sed.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/105-sedfa/sed.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/105-sedfa/sed_mode.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/105-sedfa/sed_mode.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/106-tsall/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/106-tsall/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/106-tsall/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/106-tsall/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/106-tsall/tsall.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/106-tsall/tsall.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/107-start/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/107-start/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/107-start/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/107-start/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/107-start/start.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/107-start/start.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/108-pcntr/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/108-pcntr/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/108-pcntr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/108-pcntr/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/108-pcntr/pcntr.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/108-pcntr/pcntr.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/109-efb/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/109-efb/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/120-clkdiv/clkdiv.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/120-clkdiv/clkdiv.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/120-clkdiv/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/120-clkdiv/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/120-clkdiv/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/120-clkdiv/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/121-eclk/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/121-eclk/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/122-eclksync/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/122-eclksync/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/122-eclksync/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/122-eclksync/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/133-dqsdll/dqsdll.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/133-dqsdll/dqsdll.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/133-dqsdll/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/133-dqsdll/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/133-dqsdll/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/133-dqsdll/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/140-sysconfig/empty.prf: -------------------------------------------------------------------------------- 1 | ${sysconfig} 2 | -------------------------------------------------------------------------------- /fuzzers/machxo3d/142-bitargs/empty.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/142-bitargs/empty.ncl -------------------------------------------------------------------------------- /fuzzers/machxo3d/142-bitargs/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/142-bitargs/fuzzer.py -------------------------------------------------------------------------------- /fuzzers/machxo3d/900-db_fixup/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/fuzzers/machxo3d/900-db_fixup/fuzzer.py -------------------------------------------------------------------------------- /libtrellis/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/.gitignore -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/.gitattributes: -------------------------------------------------------------------------------- 1 | docs/*.svg binary 2 | -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/.gitignore -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/LICENSE -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/README.rst -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/noxfile.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/noxfile.py -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/pybind11/py.typed: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/setup.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/setup.cfg -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/3rdparty/pybind11/setup.py -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/tests/extra_python_package/pytest.ini: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /libtrellis/3rdparty/pybind11/tests/extra_setuptools/pytest.ini: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /libtrellis/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/CMakeLists.txt -------------------------------------------------------------------------------- /libtrellis/README.md: -------------------------------------------------------------------------------- 1 | # libtrellis - Utilities for Manipulating Lattice FPGA Bitstreams -------------------------------------------------------------------------------- /libtrellis/examples/.gitignore: -------------------------------------------------------------------------------- 1 | *.bit 2 | *.ncl 3 | *.dump 4 | -------------------------------------------------------------------------------- /libtrellis/examples/bit_to_config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/bit_to_config.py -------------------------------------------------------------------------------- /libtrellis/examples/compare_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/compare_bits.py -------------------------------------------------------------------------------- /libtrellis/examples/config_to_bit.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/config_to_bit.py -------------------------------------------------------------------------------- /libtrellis/examples/ddgraph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/ddgraph.py -------------------------------------------------------------------------------- /libtrellis/examples/ecp5um45_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/ecp5um45_bits.py -------------------------------------------------------------------------------- /libtrellis/examples/graph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/graph.py -------------------------------------------------------------------------------- /libtrellis/examples/logic_tile_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/logic_tile_bits.py -------------------------------------------------------------------------------- /libtrellis/examples/or_to_and.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/or_to_and.py -------------------------------------------------------------------------------- /libtrellis/examples/unknown_stats.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/unknown_stats.py -------------------------------------------------------------------------------- /libtrellis/examples/unpack_repack.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/examples/unpack_repack.py -------------------------------------------------------------------------------- /libtrellis/include/Bels.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Bels.hpp -------------------------------------------------------------------------------- /libtrellis/include/BitDatabase.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/BitDatabase.hpp -------------------------------------------------------------------------------- /libtrellis/include/Bitstream.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Bitstream.hpp -------------------------------------------------------------------------------- /libtrellis/include/CRAM.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/CRAM.hpp -------------------------------------------------------------------------------- /libtrellis/include/Chip.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Chip.hpp -------------------------------------------------------------------------------- /libtrellis/include/ChipConfig.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/ChipConfig.hpp -------------------------------------------------------------------------------- /libtrellis/include/Database.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Database.hpp -------------------------------------------------------------------------------- /libtrellis/include/DatabasePath.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/DatabasePath.hpp -------------------------------------------------------------------------------- /libtrellis/include/DedupChipdb.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/DedupChipdb.hpp -------------------------------------------------------------------------------- /libtrellis/include/RoutingGraph.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/RoutingGraph.hpp -------------------------------------------------------------------------------- /libtrellis/include/Tile.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Tile.hpp -------------------------------------------------------------------------------- /libtrellis/include/TileConfig.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/TileConfig.hpp -------------------------------------------------------------------------------- /libtrellis/include/Util.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/Util.hpp -------------------------------------------------------------------------------- /libtrellis/include/set_indexing_suite.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/include/set_indexing_suite.h -------------------------------------------------------------------------------- /libtrellis/src/Bels.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Bels.cpp -------------------------------------------------------------------------------- /libtrellis/src/BitDatabase.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/BitDatabase.cpp -------------------------------------------------------------------------------- /libtrellis/src/Bitstream.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Bitstream.cpp -------------------------------------------------------------------------------- /libtrellis/src/CRAM.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/CRAM.cpp -------------------------------------------------------------------------------- /libtrellis/src/Chip.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Chip.cpp -------------------------------------------------------------------------------- /libtrellis/src/ChipConfig.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/ChipConfig.cpp -------------------------------------------------------------------------------- /libtrellis/src/Database.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Database.cpp -------------------------------------------------------------------------------- /libtrellis/src/DedupChipdb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/DedupChipdb.cpp -------------------------------------------------------------------------------- /libtrellis/src/OptChipdb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/OptChipdb.cpp -------------------------------------------------------------------------------- /libtrellis/src/PyTrellis.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/PyTrellis.cpp -------------------------------------------------------------------------------- /libtrellis/src/RoutingGraph.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/RoutingGraph.cpp -------------------------------------------------------------------------------- /libtrellis/src/Tile.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Tile.cpp -------------------------------------------------------------------------------- /libtrellis/src/TileConfig.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/TileConfig.cpp -------------------------------------------------------------------------------- /libtrellis/src/Util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/src/Util.cpp -------------------------------------------------------------------------------- /libtrellis/tools/ecpbram.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/ecpbram.cpp -------------------------------------------------------------------------------- /libtrellis/tools/ecpmulti.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/ecpmulti.cpp -------------------------------------------------------------------------------- /libtrellis/tools/ecppack.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/ecppack.cpp -------------------------------------------------------------------------------- /libtrellis/tools/ecppll.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/ecppll.cpp -------------------------------------------------------------------------------- /libtrellis/tools/ecpunpack.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/ecpunpack.cpp -------------------------------------------------------------------------------- /libtrellis/tools/version.cpp.in: -------------------------------------------------------------------------------- 1 | #include "version.hpp" 2 | const std::string git_describe_str = "@CURRENT_GIT_VERSION@"; 3 | -------------------------------------------------------------------------------- /libtrellis/tools/version.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/version.hpp -------------------------------------------------------------------------------- /libtrellis/tools/wasmexcept.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/libtrellis/tools/wasmexcept.hpp -------------------------------------------------------------------------------- /metadata/ECP5/LFE5U-12F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5U-12F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5U-25F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5U-25F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5U-45F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5U-45F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5U-85F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5U-85F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM-25F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM-25F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM-45F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM-45F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM-85F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM-85F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM5G-25F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM5G-25F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM5G-45F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM5G-45F/globals.json -------------------------------------------------------------------------------- /metadata/ECP5/LFE5UM5G-85F/globals.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/metadata/ECP5/LFE5UM5G-85F/globals.json -------------------------------------------------------------------------------- /minitests/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/.gitignore -------------------------------------------------------------------------------- /minitests/ECP5/dsp/mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/dsp/mult.v -------------------------------------------------------------------------------- /minitests/ECP5/dsp/mult1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/dsp/mult1.v -------------------------------------------------------------------------------- /minitests/ECP5/dsp/mult1n.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/dsp/mult1n.ncl -------------------------------------------------------------------------------- /minitests/ECP5/dsp/preadd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/dsp/preadd.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/iddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/iddr.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/iddr2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/iddr2.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/iddr7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/iddr7.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/iddr_LSR.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/iddr_LSR.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/iddr_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/iddr_inv.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/idelay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/idelay.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/ireg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/ireg.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/ireg2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/ireg2.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/oddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/oddr.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/oddr7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/oddr7.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/oreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/oreg.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/oshx2a.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/oshx2a.v -------------------------------------------------------------------------------- /minitests/ECP5/iologic/toreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/iologic/toreg.v -------------------------------------------------------------------------------- /minitests/ECP5/ncl/lut.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/ncl/lut.ncl -------------------------------------------------------------------------------- /minitests/ECP5/ncl/lut_0.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/ncl/lut_0.ncl -------------------------------------------------------------------------------- /minitests/ECP5/ncl/lut_or.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/ncl/lut_or.ncl -------------------------------------------------------------------------------- /minitests/ECP5/potpourri/dtr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/potpourri/dtr.v -------------------------------------------------------------------------------- /minitests/ECP5/potpourri/jtagg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/potpourri/jtagg.v -------------------------------------------------------------------------------- /minitests/ECP5/potpourri/osc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/potpourri/osc.v -------------------------------------------------------------------------------- /minitests/ECP5/potpourri/osc_div.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ECP5/potpourri/osc_div.ncl -------------------------------------------------------------------------------- /minitests/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/README.md -------------------------------------------------------------------------------- /minitests/config/usermclk.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/config/usermclk.lpf -------------------------------------------------------------------------------- /minitests/config/usermclk.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/config/usermclk.v -------------------------------------------------------------------------------- /minitests/ebr/ebr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/ebr.v -------------------------------------------------------------------------------- /minitests/ebr/ebr_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/ebr_init.v -------------------------------------------------------------------------------- /minitests/ebr/ebr_init_rand.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/ebr_init_rand.dat -------------------------------------------------------------------------------- /minitests/ebr/ebr_init_rand.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/ebr_init_rand.v -------------------------------------------------------------------------------- /minitests/ebr/ebr_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/ebr_inv.v -------------------------------------------------------------------------------- /minitests/ebr/init.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/ebr/init.py -------------------------------------------------------------------------------- /minitests/global/global.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/global/global.lpf -------------------------------------------------------------------------------- /minitests/global/global.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/global/global.v -------------------------------------------------------------------------------- /minitests/logic_to_global/l2g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/logic_to_global/l2g.v -------------------------------------------------------------------------------- /minitests/lut/const_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/const_0.v -------------------------------------------------------------------------------- /minitests/lut/const_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/const_1.v -------------------------------------------------------------------------------- /minitests/lut/lut.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/lut.v -------------------------------------------------------------------------------- /minitests/lut/lut4_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/lut4_reg.v -------------------------------------------------------------------------------- /minitests/lut/lut5_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/lut5_reg.v -------------------------------------------------------------------------------- /minitests/lut/lut7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/lut/lut7.v -------------------------------------------------------------------------------- /minitests/machxo2/cb2/cb2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/cb2/cb2.v -------------------------------------------------------------------------------- /minitests/machxo2/dcc/dcc1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/dcc/dcc1.v -------------------------------------------------------------------------------- /minitests/machxo2/dcc/dcc2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/dcc/dcc2.v -------------------------------------------------------------------------------- /minitests/machxo2/efb2/EFB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/efb2/EFB.v -------------------------------------------------------------------------------- /minitests/machxo2/osch/osch.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/osch/osch.lpf -------------------------------------------------------------------------------- /minitests/machxo2/osch/osch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/osch/osch.v -------------------------------------------------------------------------------- /minitests/machxo2/pio/bb_machxo2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/pio/bb_machxo2.v -------------------------------------------------------------------------------- /minitests/machxo2/spr/spr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/spr/spr.v -------------------------------------------------------------------------------- /minitests/machxo2/vref/vref.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/vref/vref.lpf -------------------------------------------------------------------------------- /minitests/machxo2/vref/vref.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/machxo2/vref/vref.v -------------------------------------------------------------------------------- /minitests/pio/bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/pio/bb.v -------------------------------------------------------------------------------- /minitests/pio/ib.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/pio/ib.v -------------------------------------------------------------------------------- /minitests/reg/async.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/async.v -------------------------------------------------------------------------------- /minitests/reg/async_gsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/async_gsr.v -------------------------------------------------------------------------------- /minitests/reg/async_sr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/async_sr.v -------------------------------------------------------------------------------- /minitests/reg/ce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/ce.v -------------------------------------------------------------------------------- /minitests/reg/ce_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/ce_0.v -------------------------------------------------------------------------------- /minitests/reg/ce_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/ce_inv.v -------------------------------------------------------------------------------- /minitests/reg/ce_over_lsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/ce_over_lsr.v -------------------------------------------------------------------------------- /minitests/reg/clk_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/clk_0.v -------------------------------------------------------------------------------- /minitests/reg/clk_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/clk_1.v -------------------------------------------------------------------------------- /minitests/reg/clk_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/clk_inv.v -------------------------------------------------------------------------------- /minitests/reg/ffmux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/ffmux.v -------------------------------------------------------------------------------- /minitests/reg/gsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/gsr.v -------------------------------------------------------------------------------- /minitests/reg/gsr2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/gsr2.v -------------------------------------------------------------------------------- /minitests/reg/latch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/latch.v -------------------------------------------------------------------------------- /minitests/reg/latch_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/latch_inv.v -------------------------------------------------------------------------------- /minitests/reg/lsr_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/lsr_inv.v -------------------------------------------------------------------------------- /minitests/reg/lsr_over_ce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/lsr_over_ce.v -------------------------------------------------------------------------------- /minitests/reg/lut_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/lut_reg.v -------------------------------------------------------------------------------- /minitests/reg/plain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/plain.v -------------------------------------------------------------------------------- /minitests/reg/reset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/reset.v -------------------------------------------------------------------------------- /minitests/reg/set.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/set.v -------------------------------------------------------------------------------- /minitests/reg/set_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/reg/set_inv.v -------------------------------------------------------------------------------- /minitests/timing/arc.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/timing/arc.ncl -------------------------------------------------------------------------------- /minitests/timing/routed.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/timing/routed.ncl -------------------------------------------------------------------------------- /minitests/timing/routed_long.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/timing/routed_long.ncl -------------------------------------------------------------------------------- /minitests/timing/unrouted_long.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/timing/unrouted_long.ncl -------------------------------------------------------------------------------- /minitests/timing/unrouted_long_alt.ncl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/timing/unrouted_long_alt.ncl -------------------------------------------------------------------------------- /minitests/timing_distances/span2h/.gitignore: -------------------------------------------------------------------------------- 1 | *.ncl 2 | -------------------------------------------------------------------------------- /minitests/timing_distances/span2v/.gitignore: -------------------------------------------------------------------------------- 1 | *.ncl 2 | -------------------------------------------------------------------------------- /minitests/timing_distances/span6h/.gitignore: -------------------------------------------------------------------------------- 1 | *.ncl 2 | -------------------------------------------------------------------------------- /minitests/timing_loads/local/.gitignore: -------------------------------------------------------------------------------- 1 | *.ncl 2 | -------------------------------------------------------------------------------- /minitests/timing_loads/span2/.gitignore: -------------------------------------------------------------------------------- 1 | *.ncl 2 | -------------------------------------------------------------------------------- /minitests/wire/wire.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/wire/wire.v -------------------------------------------------------------------------------- /minitests/wire/wire_pad.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/wire/wire_pad.lpf -------------------------------------------------------------------------------- /minitests/wire/wire_pad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/minitests/wire/wire_pad.v -------------------------------------------------------------------------------- /misc/basecfgs/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/README.md -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5u-25f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5u-25f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5u-45f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5u-45f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5u-85f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5u-85f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um-25f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um-25f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um-45f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um-45f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um-85f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um-85f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um5g-25f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um5g-25f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um5g-45f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um5g-45f.config -------------------------------------------------------------------------------- /misc/basecfgs/empty_lfe5um5g-85f.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/basecfgs/empty_lfe5um5g-85f.config -------------------------------------------------------------------------------- /misc/openocd/ecp5-evn.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/ecp5-evn.cfg -------------------------------------------------------------------------------- /misc/openocd/ecp5-versa.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/ecp5-versa.cfg -------------------------------------------------------------------------------- /misc/openocd/ecp5-versa5g.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/ecp5-versa5g.cfg -------------------------------------------------------------------------------- /misc/openocd/trellisboard.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/trellisboard.cfg -------------------------------------------------------------------------------- /misc/openocd/ulx3s.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/ulx3s.cfg -------------------------------------------------------------------------------- /misc/openocd/ulx3s_85k.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/misc/openocd/ulx3s_85k.cfg -------------------------------------------------------------------------------- /third_party/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/third_party/README.md -------------------------------------------------------------------------------- /timing/fuzzers/.gitignore: -------------------------------------------------------------------------------- 1 | work/ -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/012-io/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/012-io/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/012-io/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/012-io/pio.v -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/013-iol/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/013-iol/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/013-iol/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/013-iol/pio.v -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/014-ebr/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/014-ebr/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/ECP5/015-mult/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/ECP5/015-mult/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/MachXO2/012-io/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO2/012-io/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/MachXO2/012-io/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO2/012-io/pio.v -------------------------------------------------------------------------------- /timing/fuzzers/MachXO3/012-io/fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO3/012-io/fuzzer.py -------------------------------------------------------------------------------- /timing/fuzzers/MachXO3/012-io/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO3/012-io/pio.v -------------------------------------------------------------------------------- /timing/fuzzers/MachXO3/013-iol/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO3/013-iol/pio.v -------------------------------------------------------------------------------- /timing/fuzzers/MachXO3D/012-io/pio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/fuzzers/MachXO3D/012-io/pio.v -------------------------------------------------------------------------------- /timing/resource/altair.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/altair.v -------------------------------------------------------------------------------- /timing/resource/distributed_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/distributed_ram.v -------------------------------------------------------------------------------- /timing/resource/jt49.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/jt49.v -------------------------------------------------------------------------------- /timing/resource/jt5205.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/jt5205.v -------------------------------------------------------------------------------- /timing/resource/jt7759.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/jt7759.v -------------------------------------------------------------------------------- /timing/resource/math.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/math.v -------------------------------------------------------------------------------- /timing/resource/nescore.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/nescore.v -------------------------------------------------------------------------------- /timing/resource/picorv32_large.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/picorv32_large.v -------------------------------------------------------------------------------- /timing/resource/picorv32_x20.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/resource/picorv32_x20.v -------------------------------------------------------------------------------- /timing/util/.gitignore: -------------------------------------------------------------------------------- 1 | *.csv 2 | .lock* 3 | *.json 4 | -------------------------------------------------------------------------------- /timing/util/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /timing/util/cell_fuzzers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/cell_fuzzers.py -------------------------------------------------------------------------------- /timing/util/cell_html.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/cell_html.py -------------------------------------------------------------------------------- /timing/util/cell_timings.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/cell_timings.py -------------------------------------------------------------------------------- /timing/util/design_pip_classes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/design_pip_classes.py -------------------------------------------------------------------------------- /timing/util/extract_ncl_routing.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/extract_ncl_routing.py -------------------------------------------------------------------------------- /timing/util/interconnect_html.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/interconnect_html.py -------------------------------------------------------------------------------- /timing/util/parse_sdf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/parse_sdf.py -------------------------------------------------------------------------------- /timing/util/pip_classes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/pip_classes.py -------------------------------------------------------------------------------- /timing/util/timing_dbs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/timing_dbs.py -------------------------------------------------------------------------------- /timing/util/timing_solver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/timing/util/timing_solver.py -------------------------------------------------------------------------------- /tools/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/.gitignore -------------------------------------------------------------------------------- /tools/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/README.md -------------------------------------------------------------------------------- /tools/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /tools/bit_to_svf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/bit_to_svf.py -------------------------------------------------------------------------------- /tools/compare_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/compare_bits.py -------------------------------------------------------------------------------- /tools/connectivity.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/connectivity.py -------------------------------------------------------------------------------- /tools/create_empty_bitdbs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/create_empty_bitdbs.py -------------------------------------------------------------------------------- /tools/demobuilder/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /tools/demobuilder/blinky.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/demobuilder/blinky.py -------------------------------------------------------------------------------- /tools/demobuilder/design.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/demobuilder/design.py -------------------------------------------------------------------------------- /tools/demobuilder/route.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/demobuilder/route.py -------------------------------------------------------------------------------- /tools/ecp_vlog.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/ecp_vlog.py -------------------------------------------------------------------------------- /tools/export_baseconfig.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/export_baseconfig.py -------------------------------------------------------------------------------- /tools/extract_tilegrid.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/extract_tilegrid.py -------------------------------------------------------------------------------- /tools/get_tilegrid_all.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/get_tilegrid_all.py -------------------------------------------------------------------------------- /tools/html_all.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/html_all.py -------------------------------------------------------------------------------- /tools/html_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/html_bits.py -------------------------------------------------------------------------------- /tools/html_tilegrid.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/html_tilegrid.py -------------------------------------------------------------------------------- /tools/read_pinout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/tools/read_pinout.py -------------------------------------------------------------------------------- /util/common/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /util/common/database.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/database.py -------------------------------------------------------------------------------- /util/common/devices.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/devices.py -------------------------------------------------------------------------------- /util/common/diamond.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/diamond.py -------------------------------------------------------------------------------- /util/common/isptcl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/isptcl.py -------------------------------------------------------------------------------- /util/common/nets/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/__init__.py -------------------------------------------------------------------------------- /util/common/nets/__main__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/__main__.py -------------------------------------------------------------------------------- /util/common/nets/ecp5.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/ecp5.py -------------------------------------------------------------------------------- /util/common/nets/general.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/general.py -------------------------------------------------------------------------------- /util/common/nets/machxo2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/machxo2.py -------------------------------------------------------------------------------- /util/common/nets/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/nets/util.py -------------------------------------------------------------------------------- /util/common/tiles.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/common/tiles.py -------------------------------------------------------------------------------- /util/fuzz/dbcopy.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/dbcopy.py -------------------------------------------------------------------------------- /util/fuzz/dbfixup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/dbfixup.py -------------------------------------------------------------------------------- /util/fuzz/fuzzconfig.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/fuzzconfig.py -------------------------------------------------------------------------------- /util/fuzz/fuzzloops.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/fuzzloops.py -------------------------------------------------------------------------------- /util/fuzz/interconnect.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/interconnect.py -------------------------------------------------------------------------------- /util/fuzz/nonrouting.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/YosysHQ/prjtrellis/HEAD/util/fuzz/nonrouting.py --------------------------------------------------------------------------------