├── .gitignore ├── Makefile ├── README.md ├── bench ├── cpp │ ├── .gitignore │ ├── Makefile │ ├── axi_tb.cpp │ ├── axidemo.gtkw │ ├── axirepeater.gtkw │ ├── axirepeater_tb.cpp │ ├── clr4.hex │ ├── gtpix.hex │ ├── hdmicheck.cpp │ ├── hdmisim.cpp │ ├── hdmisim.h │ ├── hdmisource.cpp │ ├── hdmisource.h │ ├── hist_tb.cpp │ ├── image.cpp │ ├── image.h │ ├── main_tb.cpp │ ├── simcheck.cpp │ ├── simwin.h │ ├── sintable.hex │ ├── slide.hex │ ├── tbclock.h │ ├── testb.h │ ├── trace_tb.cpp │ ├── vgasim.cpp │ ├── vgasim.h │ ├── vgasource.cpp │ ├── vgasource.h │ ├── videomode.h │ └── vversion.sh ├── formal │ ├── .gitignore │ ├── Makefile │ ├── atxfifo.sby │ ├── axishdmi.gtkw │ ├── axishdmi.sby │ ├── axissprite.gtkw │ ├── axissprite.sby │ ├── axisvga.sby │ ├── axisvoverlay.gtkw │ ├── axisvoverlay.sby │ ├── faxivideo.v │ ├── fwb_master.v │ ├── genreport.pl │ ├── imgfifo.sby │ ├── imgfifo.ys │ ├── llvga.sby │ ├── llvga.ys │ ├── pix2stream.gtkw │ ├── pix2stream.sby │ ├── report.html │ ├── vid_empty.sby │ ├── vid_histogram.gtkw │ ├── vid_histogram.sby │ ├── vid_mux.sby │ ├── vid_trace.gtkw │ ├── vid_trace.sby │ ├── vid_waterfall_r.sby │ ├── vid_waterfall_w.gtkw │ ├── vid_waterfall_w.sby │ ├── vidstream2pix.gtkw │ └── vidstream2pix.sby └── rtl │ ├── Makefile │ ├── README.md │ ├── addrdecode.v │ ├── axi_addr.v │ ├── axidemo.v │ ├── axilxbar.v │ ├── axirepeater.v │ ├── demo.v │ ├── demofull.v │ ├── histdemo.v │ ├── memdev.v │ ├── sintable.v │ ├── spritedemo.v │ └── tracedemo.v ├── doc ├── 20250516-qmlock-bug.png ├── Makefile ├── axissprite.dia ├── challenges.dia ├── challenges.png ├── demo.png ├── gpl-3.0.pdf ├── hdmi-clr8-window.png ├── hdmi-repeater-demo.png ├── histdemo.png ├── repeater-blockd.dia ├── repeater-blockd.png ├── simspd-repeater.png ├── sprite-alpha.png ├── sprite-alpha2.png ├── sprite-screenshot.png ├── src │ ├── .gitignore │ └── gpl-3.0.tex ├── tracedemo.png ├── tracedemo2.png ├── video-overlay.dia └── video-overlay.png └── rtl ├── Makefile ├── README.md ├── afifo.v ├── atxfifo.v ├── axicamera.v ├── axishdmi.v ├── axissprite.v ├── axisvga.v ├── axisvoverlay.v ├── axivcamera.v ├── axivdisplay.v ├── axivideo.v ├── clkcounter.v ├── gfx ├── README.md ├── vid_clrmap.v ├── vid_empty.v ├── vid_histogram.v ├── vid_mux.v ├── vid_split.v ├── vid_trace.v ├── vid_waterfall.v ├── vid_waterfall_r.v └── vid_waterfall_w.v ├── hdmi ├── hdmibitsync.v ├── hdmipixelsync.v ├── synccount.v ├── tmdsdecode.v └── tmdsencode.v ├── hdmi2vga.v ├── imgfifo.v ├── llvga.v ├── pix2stream.v ├── sfifo.v ├── skidbuffer.v ├── sync2stream.v ├── tfrvalue.v ├── transferstb.v ├── vgatestsrc.v ├── vidstream2pix.v └── wbvgaframe.v /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/.gitignore -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/README.md -------------------------------------------------------------------------------- /bench/cpp/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/.gitignore -------------------------------------------------------------------------------- /bench/cpp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/Makefile -------------------------------------------------------------------------------- /bench/cpp/axi_tb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/axi_tb.cpp -------------------------------------------------------------------------------- /bench/cpp/axidemo.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/axidemo.gtkw -------------------------------------------------------------------------------- /bench/cpp/axirepeater.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/axirepeater.gtkw -------------------------------------------------------------------------------- /bench/cpp/axirepeater_tb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/axirepeater_tb.cpp -------------------------------------------------------------------------------- /bench/cpp/clr4.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/clr4.hex -------------------------------------------------------------------------------- /bench/cpp/gtpix.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/gtpix.hex -------------------------------------------------------------------------------- /bench/cpp/hdmicheck.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hdmicheck.cpp -------------------------------------------------------------------------------- /bench/cpp/hdmisim.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hdmisim.cpp -------------------------------------------------------------------------------- /bench/cpp/hdmisim.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hdmisim.h -------------------------------------------------------------------------------- /bench/cpp/hdmisource.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hdmisource.cpp -------------------------------------------------------------------------------- /bench/cpp/hdmisource.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hdmisource.h -------------------------------------------------------------------------------- /bench/cpp/hist_tb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/hist_tb.cpp -------------------------------------------------------------------------------- /bench/cpp/image.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/image.cpp -------------------------------------------------------------------------------- /bench/cpp/image.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/image.h -------------------------------------------------------------------------------- /bench/cpp/main_tb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/main_tb.cpp -------------------------------------------------------------------------------- /bench/cpp/simcheck.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/simcheck.cpp -------------------------------------------------------------------------------- /bench/cpp/simwin.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/simwin.h -------------------------------------------------------------------------------- /bench/cpp/sintable.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/sintable.hex -------------------------------------------------------------------------------- /bench/cpp/slide.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/slide.hex -------------------------------------------------------------------------------- /bench/cpp/tbclock.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/tbclock.h -------------------------------------------------------------------------------- /bench/cpp/testb.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/testb.h -------------------------------------------------------------------------------- /bench/cpp/trace_tb.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/trace_tb.cpp -------------------------------------------------------------------------------- /bench/cpp/vgasim.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/vgasim.cpp -------------------------------------------------------------------------------- /bench/cpp/vgasim.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/vgasim.h -------------------------------------------------------------------------------- /bench/cpp/vgasource.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/vgasource.cpp -------------------------------------------------------------------------------- /bench/cpp/vgasource.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/vgasource.h -------------------------------------------------------------------------------- /bench/cpp/videomode.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/videomode.h -------------------------------------------------------------------------------- /bench/cpp/vversion.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/cpp/vversion.sh -------------------------------------------------------------------------------- /bench/formal/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/.gitignore -------------------------------------------------------------------------------- /bench/formal/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/Makefile -------------------------------------------------------------------------------- /bench/formal/atxfifo.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/atxfifo.sby -------------------------------------------------------------------------------- /bench/formal/axishdmi.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axishdmi.gtkw -------------------------------------------------------------------------------- /bench/formal/axishdmi.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axishdmi.sby -------------------------------------------------------------------------------- /bench/formal/axissprite.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axissprite.gtkw -------------------------------------------------------------------------------- /bench/formal/axissprite.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axissprite.sby -------------------------------------------------------------------------------- /bench/formal/axisvga.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axisvga.sby -------------------------------------------------------------------------------- /bench/formal/axisvoverlay.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axisvoverlay.gtkw -------------------------------------------------------------------------------- /bench/formal/axisvoverlay.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/axisvoverlay.sby -------------------------------------------------------------------------------- /bench/formal/faxivideo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/faxivideo.v -------------------------------------------------------------------------------- /bench/formal/fwb_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/fwb_master.v -------------------------------------------------------------------------------- /bench/formal/genreport.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/genreport.pl -------------------------------------------------------------------------------- /bench/formal/imgfifo.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/imgfifo.sby -------------------------------------------------------------------------------- /bench/formal/imgfifo.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/imgfifo.ys -------------------------------------------------------------------------------- /bench/formal/llvga.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/llvga.sby -------------------------------------------------------------------------------- /bench/formal/llvga.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/llvga.ys -------------------------------------------------------------------------------- /bench/formal/pix2stream.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/pix2stream.gtkw -------------------------------------------------------------------------------- /bench/formal/pix2stream.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/pix2stream.sby -------------------------------------------------------------------------------- /bench/formal/report.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/report.html -------------------------------------------------------------------------------- /bench/formal/vid_empty.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_empty.sby -------------------------------------------------------------------------------- /bench/formal/vid_histogram.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_histogram.gtkw -------------------------------------------------------------------------------- /bench/formal/vid_histogram.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_histogram.sby -------------------------------------------------------------------------------- /bench/formal/vid_mux.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_mux.sby -------------------------------------------------------------------------------- /bench/formal/vid_trace.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_trace.gtkw -------------------------------------------------------------------------------- /bench/formal/vid_trace.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_trace.sby -------------------------------------------------------------------------------- /bench/formal/vid_waterfall_r.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_waterfall_r.sby -------------------------------------------------------------------------------- /bench/formal/vid_waterfall_w.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_waterfall_w.gtkw -------------------------------------------------------------------------------- /bench/formal/vid_waterfall_w.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vid_waterfall_w.sby -------------------------------------------------------------------------------- /bench/formal/vidstream2pix.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vidstream2pix.gtkw -------------------------------------------------------------------------------- /bench/formal/vidstream2pix.sby: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/formal/vidstream2pix.sby -------------------------------------------------------------------------------- /bench/rtl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/Makefile -------------------------------------------------------------------------------- /bench/rtl/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/README.md -------------------------------------------------------------------------------- /bench/rtl/addrdecode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/addrdecode.v -------------------------------------------------------------------------------- /bench/rtl/axi_addr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/axi_addr.v -------------------------------------------------------------------------------- /bench/rtl/axidemo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/axidemo.v -------------------------------------------------------------------------------- /bench/rtl/axilxbar.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/axilxbar.v -------------------------------------------------------------------------------- /bench/rtl/axirepeater.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/axirepeater.v -------------------------------------------------------------------------------- /bench/rtl/demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/demo.v -------------------------------------------------------------------------------- /bench/rtl/demofull.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/demofull.v -------------------------------------------------------------------------------- /bench/rtl/histdemo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/histdemo.v -------------------------------------------------------------------------------- /bench/rtl/memdev.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/memdev.v -------------------------------------------------------------------------------- /bench/rtl/sintable.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/sintable.v -------------------------------------------------------------------------------- /bench/rtl/spritedemo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/spritedemo.v -------------------------------------------------------------------------------- /bench/rtl/tracedemo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/bench/rtl/tracedemo.v -------------------------------------------------------------------------------- /doc/20250516-qmlock-bug.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/20250516-qmlock-bug.png -------------------------------------------------------------------------------- /doc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/Makefile -------------------------------------------------------------------------------- /doc/axissprite.dia: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/axissprite.dia -------------------------------------------------------------------------------- /doc/challenges.dia: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/challenges.dia -------------------------------------------------------------------------------- /doc/challenges.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/challenges.png -------------------------------------------------------------------------------- /doc/demo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/demo.png -------------------------------------------------------------------------------- /doc/gpl-3.0.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/gpl-3.0.pdf -------------------------------------------------------------------------------- /doc/hdmi-clr8-window.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/hdmi-clr8-window.png -------------------------------------------------------------------------------- /doc/hdmi-repeater-demo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/hdmi-repeater-demo.png -------------------------------------------------------------------------------- /doc/histdemo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/histdemo.png -------------------------------------------------------------------------------- /doc/repeater-blockd.dia: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/repeater-blockd.dia -------------------------------------------------------------------------------- /doc/repeater-blockd.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/repeater-blockd.png -------------------------------------------------------------------------------- /doc/simspd-repeater.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/simspd-repeater.png -------------------------------------------------------------------------------- /doc/sprite-alpha.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/sprite-alpha.png -------------------------------------------------------------------------------- /doc/sprite-alpha2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/sprite-alpha2.png -------------------------------------------------------------------------------- /doc/sprite-screenshot.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/sprite-screenshot.png -------------------------------------------------------------------------------- /doc/src/.gitignore: -------------------------------------------------------------------------------- 1 | /GT.eps 2 | /gqtekspec.cls 3 | -------------------------------------------------------------------------------- /doc/src/gpl-3.0.tex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/src/gpl-3.0.tex -------------------------------------------------------------------------------- /doc/tracedemo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/tracedemo.png -------------------------------------------------------------------------------- /doc/tracedemo2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/tracedemo2.png -------------------------------------------------------------------------------- /doc/video-overlay.dia: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/video-overlay.dia -------------------------------------------------------------------------------- /doc/video-overlay.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/doc/video-overlay.png -------------------------------------------------------------------------------- /rtl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/Makefile -------------------------------------------------------------------------------- /rtl/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/README.md -------------------------------------------------------------------------------- /rtl/afifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/afifo.v -------------------------------------------------------------------------------- /rtl/atxfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/atxfifo.v -------------------------------------------------------------------------------- /rtl/axicamera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axicamera.v -------------------------------------------------------------------------------- /rtl/axishdmi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axishdmi.v -------------------------------------------------------------------------------- /rtl/axissprite.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axissprite.v -------------------------------------------------------------------------------- /rtl/axisvga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axisvga.v -------------------------------------------------------------------------------- /rtl/axisvoverlay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axisvoverlay.v -------------------------------------------------------------------------------- /rtl/axivcamera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axivcamera.v -------------------------------------------------------------------------------- /rtl/axivdisplay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axivdisplay.v -------------------------------------------------------------------------------- /rtl/axivideo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/axivideo.v -------------------------------------------------------------------------------- /rtl/clkcounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/clkcounter.v -------------------------------------------------------------------------------- /rtl/gfx/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/README.md -------------------------------------------------------------------------------- /rtl/gfx/vid_clrmap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_clrmap.v -------------------------------------------------------------------------------- /rtl/gfx/vid_empty.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_empty.v -------------------------------------------------------------------------------- /rtl/gfx/vid_histogram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_histogram.v -------------------------------------------------------------------------------- /rtl/gfx/vid_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_mux.v -------------------------------------------------------------------------------- /rtl/gfx/vid_split.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_split.v -------------------------------------------------------------------------------- /rtl/gfx/vid_trace.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_trace.v -------------------------------------------------------------------------------- /rtl/gfx/vid_waterfall.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_waterfall.v -------------------------------------------------------------------------------- /rtl/gfx/vid_waterfall_r.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_waterfall_r.v -------------------------------------------------------------------------------- /rtl/gfx/vid_waterfall_w.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/gfx/vid_waterfall_w.v -------------------------------------------------------------------------------- /rtl/hdmi/hdmibitsync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi/hdmibitsync.v -------------------------------------------------------------------------------- /rtl/hdmi/hdmipixelsync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi/hdmipixelsync.v -------------------------------------------------------------------------------- /rtl/hdmi/synccount.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi/synccount.v -------------------------------------------------------------------------------- /rtl/hdmi/tmdsdecode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi/tmdsdecode.v -------------------------------------------------------------------------------- /rtl/hdmi/tmdsencode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi/tmdsencode.v -------------------------------------------------------------------------------- /rtl/hdmi2vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/hdmi2vga.v -------------------------------------------------------------------------------- /rtl/imgfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/imgfifo.v -------------------------------------------------------------------------------- /rtl/llvga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/llvga.v -------------------------------------------------------------------------------- /rtl/pix2stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/pix2stream.v -------------------------------------------------------------------------------- /rtl/sfifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/sfifo.v -------------------------------------------------------------------------------- /rtl/skidbuffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/skidbuffer.v -------------------------------------------------------------------------------- /rtl/sync2stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/sync2stream.v -------------------------------------------------------------------------------- /rtl/tfrvalue.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/tfrvalue.v -------------------------------------------------------------------------------- /rtl/transferstb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/transferstb.v -------------------------------------------------------------------------------- /rtl/vgatestsrc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/vgatestsrc.v -------------------------------------------------------------------------------- /rtl/vidstream2pix.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/vidstream2pix.v -------------------------------------------------------------------------------- /rtl/wbvgaframe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ZipCPU/vgasim/HEAD/rtl/wbvgaframe.v --------------------------------------------------------------------------------