├── .cargo └── config.toml ├── .github └── FUNDING.yml ├── .gitignore ├── .gitmodules ├── .vscode ├── launch.json └── settings.json ├── Cargo.lock ├── Cargo.toml ├── LICENSE ├── README.md ├── docs ├── control.md └── resolution.md ├── gateware.json ├── lang ├── README.md ├── c │ ├── README.md │ └── examples │ │ ├── dhrystone │ │ ├── LICENSE │ │ ├── Makefile │ │ ├── README.md │ │ ├── dhry.h │ │ ├── dhry_1.c │ │ ├── dhry_2.c │ │ ├── strcmp.S │ │ └── time.c │ │ ├── fungus │ │ ├── Makefile │ │ ├── README.md │ │ ├── fungus.c │ │ ├── screenshot.png │ │ ├── xoroshiro64starstar.h │ │ └── xoshiro128starstar.h │ │ ├── helloworld-cpp │ │ ├── Makefile │ │ ├── README.md │ │ └── hello.cpp │ │ └── helloworld │ │ ├── Makefile │ │ ├── README.md │ │ └── hello.c ├── linker │ ├── c-linker.ld │ ├── init_asm.S │ ├── memory.x │ ├── output_format.ld │ └── regions.ld └── rust │ ├── Cargo.lock │ ├── Cargo.toml │ ├── Makefile │ ├── README.md │ ├── crates │ ├── Makefile │ ├── litex-openfpga │ │ ├── Cargo.toml │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ └── src │ │ │ ├── file.rs │ │ │ ├── lib.rs │ │ │ ├── slint_platform.rs │ │ │ └── uart_printer.rs │ └── litex-pac │ │ ├── Cargo.toml │ │ ├── Makefile │ │ └── src │ │ ├── constants.rs │ │ ├── lib.rs │ │ └── svd │ │ ├── build.rs │ │ ├── device.x │ │ └── mod.rs │ ├── examples │ ├── interact │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── interact.json │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ └── src │ │ │ └── main.rs │ ├── minibreak │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ ├── screenshot.png │ │ └── src │ │ │ ├── irect2.rs │ │ │ └── main.rs │ ├── minimal │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ └── src │ │ │ └── main.rs │ ├── rough_fps │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ ├── screenshot.png │ │ └── src │ │ │ ├── main.rs │ │ │ └── rough_fps.slint │ ├── rtc_id │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ ├── screenshot.png │ │ └── src │ │ │ ├── main.rs │ │ │ └── rtc_id.slint │ └── vblank │ │ ├── Cargo.toml │ │ ├── README.md │ │ ├── build.rs │ │ ├── riscv32imafdc-unknown-none-elf.json │ │ └── src │ │ └── main.rs │ └── riscv32imafdc-unknown-none-elf.json ├── litex ├── Makefile ├── README.md ├── analogue_pocket.py ├── build │ └── litex │ │ ├── gateware │ │ ├── litex.sdc │ │ ├── litex.v │ │ ├── litex_mem.init │ │ ├── litex_rom.init │ │ └── litex_sram.init │ │ └── software │ │ └── include │ │ └── generated │ │ ├── csr.h │ │ ├── git.h │ │ ├── mem.h │ │ ├── output_format.ld │ │ ├── regions.ld │ │ ├── sdram_phy.h │ │ ├── soc.h │ │ └── variables.mak ├── csr.py ├── litex_term.py ├── pocket.svd ├── replaced_components.py ├── vendor │ ├── __init__.py │ └── run.py └── verilog_platform.py ├── pkg └── pocket │ ├── Assets │ └── riscv │ │ └── common │ │ └── .gitkeep │ ├── Cores │ └── agg23.RISCV │ │ ├── audio.json │ │ ├── core.json │ │ ├── data.json │ │ ├── icon.bin │ │ ├── info.txt │ │ ├── input.json │ │ ├── interact.json │ │ ├── variants.json │ │ └── video.json │ └── Platforms │ ├── _images │ └── riscv.bin │ └── riscv.json ├── platform └── pocket │ ├── apf.qip │ ├── apf_constraints.sdc │ ├── apf_top.v │ ├── build_cdf.tcl │ ├── build_id_gen.tcl │ ├── common.v │ ├── io_bridge_peripheral.v │ ├── io_pad_controller.v │ ├── mf_datatable.qip │ ├── mf_datatable.v │ ├── mf_ddio_bidir_12.qip │ ├── mf_ddio_bidir_12.v │ └── pocket.tcl ├── projects ├── openFPGA-RISC-V_pocket.qip ├── openFPGA-RISC-V_pocket.qpf ├── openFPGA-RISC-V_pocket.qsf ├── openFPGA-RISC-V_pocket.sdc └── stp1.stp ├── riscv32imafdc-unknown-none-elf.json ├── rtl ├── litex │ ├── Ram_1w_1rs_Intel.v │ ├── VexRiscvLitexSmpCluster_Cc1_Iw64Is4096Iy1_Dw64Ds4096Dy1_ITs4DTs4_Ldw32_Ood_Fpu4_Hb1_Rvc.v │ └── litex.qip ├── risc_v.qip └── video │ └── rgb565_to_rgb888.sv └── target └── pocket ├── apf_wishbone_master.sv ├── audio.sv ├── chip_id.ppf ├── chip_id.qip ├── chip_id.v ├── chip_id └── altchip_id.v ├── core.qip ├── core_bridge_cmd.v ├── core_constraints.sdc ├── core_top.sv ├── data_loader.sv ├── debug_key.v ├── mf_audio_pll.ppf ├── mf_audio_pll.qip ├── mf_audio_pll.v ├── mf_audio_pll ├── mf_audio_pll_0002.qip └── mf_audio_pll_0002.v ├── mf_pllbase.ppf ├── mf_pllbase.qip ├── mf_pllbase.v ├── mf_pllbase ├── mf_pllbase_0002.qip └── mf_pllbase_0002.v ├── sound_i2s.sv ├── sram.sv ├── stp1.stp ├── sync_fifo.sv └── wishbone.sv /.cargo/config.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/.cargo/config.toml -------------------------------------------------------------------------------- /.github/FUNDING.yml: -------------------------------------------------------------------------------- 1 | github: agg23 2 | -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/.gitmodules -------------------------------------------------------------------------------- /.vscode/launch.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/.vscode/launch.json -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /Cargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/Cargo.lock -------------------------------------------------------------------------------- /Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/Cargo.toml -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/README.md -------------------------------------------------------------------------------- /docs/control.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/docs/control.md -------------------------------------------------------------------------------- /docs/resolution.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/docs/resolution.md -------------------------------------------------------------------------------- /gateware.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/gateware.json -------------------------------------------------------------------------------- /lang/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/README.md -------------------------------------------------------------------------------- /lang/c/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/README.md -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/LICENSE -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/Makefile -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/README.md -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/dhry.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/dhry.h -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/dhry_1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/dhry_1.c -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/dhry_2.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/dhry_2.c -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/strcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/strcmp.S -------------------------------------------------------------------------------- /lang/c/examples/dhrystone/time.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/dhrystone/time.c -------------------------------------------------------------------------------- /lang/c/examples/fungus/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/Makefile -------------------------------------------------------------------------------- /lang/c/examples/fungus/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/README.md -------------------------------------------------------------------------------- /lang/c/examples/fungus/fungus.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/fungus.c -------------------------------------------------------------------------------- /lang/c/examples/fungus/screenshot.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/screenshot.png -------------------------------------------------------------------------------- /lang/c/examples/fungus/xoroshiro64starstar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/xoroshiro64starstar.h -------------------------------------------------------------------------------- /lang/c/examples/fungus/xoshiro128starstar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/fungus/xoshiro128starstar.h -------------------------------------------------------------------------------- /lang/c/examples/helloworld-cpp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld-cpp/Makefile -------------------------------------------------------------------------------- /lang/c/examples/helloworld-cpp/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld-cpp/README.md -------------------------------------------------------------------------------- /lang/c/examples/helloworld-cpp/hello.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld-cpp/hello.cpp -------------------------------------------------------------------------------- /lang/c/examples/helloworld/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld/Makefile -------------------------------------------------------------------------------- /lang/c/examples/helloworld/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld/README.md -------------------------------------------------------------------------------- /lang/c/examples/helloworld/hello.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/c/examples/helloworld/hello.c -------------------------------------------------------------------------------- /lang/linker/c-linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/linker/c-linker.ld -------------------------------------------------------------------------------- /lang/linker/init_asm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/linker/init_asm.S -------------------------------------------------------------------------------- /lang/linker/memory.x: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/linker/memory.x -------------------------------------------------------------------------------- /lang/linker/output_format.ld: -------------------------------------------------------------------------------- 1 | OUTPUT_FORMAT("elf32-littleriscv") 2 | -------------------------------------------------------------------------------- /lang/linker/regions.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/linker/regions.ld -------------------------------------------------------------------------------- /lang/rust/Cargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/Cargo.lock -------------------------------------------------------------------------------- /lang/rust/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/Makefile -------------------------------------------------------------------------------- /lang/rust/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/README.md -------------------------------------------------------------------------------- /lang/rust/crates/Makefile: -------------------------------------------------------------------------------- 1 | build: 2 | cd litex-pac && make -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/src/file.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/src/file.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/src/lib.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/src/slint_platform.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/src/slint_platform.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-openfpga/src/uart_printer.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-openfpga/src/uart_printer.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/Makefile -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/src/constants.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/src/constants.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/src/lib.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/src/svd/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/src/svd/build.rs -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/src/svd/device.x: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/src/svd/device.x -------------------------------------------------------------------------------- /lang/rust/crates/litex-pac/src/svd/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/crates/litex-pac/src/svd/mod.rs -------------------------------------------------------------------------------- /lang/rust/examples/interact/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/interact/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/README.md -------------------------------------------------------------------------------- /lang/rust/examples/interact/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/interact/interact.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/interact.json -------------------------------------------------------------------------------- /lang/rust/examples/interact/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/interact/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/interact/src/main.rs -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/README.md -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/screenshot.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/screenshot.png -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/src/irect2.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/src/irect2.rs -------------------------------------------------------------------------------- /lang/rust/examples/minibreak/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minibreak/src/main.rs -------------------------------------------------------------------------------- /lang/rust/examples/minimal/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minimal/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/minimal/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minimal/README.md -------------------------------------------------------------------------------- /lang/rust/examples/minimal/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minimal/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/minimal/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minimal/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/minimal/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/minimal/src/main.rs -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/README.md -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/screenshot.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/screenshot.png -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/src/main.rs -------------------------------------------------------------------------------- /lang/rust/examples/rough_fps/src/rough_fps.slint: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rough_fps/src/rough_fps.slint -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/README.md -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/screenshot.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/screenshot.png -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/src/main.rs -------------------------------------------------------------------------------- /lang/rust/examples/rtc_id/src/rtc_id.slint: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/rtc_id/src/rtc_id.slint -------------------------------------------------------------------------------- /lang/rust/examples/vblank/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/vblank/Cargo.toml -------------------------------------------------------------------------------- /lang/rust/examples/vblank/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/vblank/README.md -------------------------------------------------------------------------------- /lang/rust/examples/vblank/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/vblank/build.rs -------------------------------------------------------------------------------- /lang/rust/examples/vblank/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/vblank/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /lang/rust/examples/vblank/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/examples/vblank/src/main.rs -------------------------------------------------------------------------------- /lang/rust/riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/lang/rust/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /litex/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/Makefile -------------------------------------------------------------------------------- /litex/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/README.md -------------------------------------------------------------------------------- /litex/analogue_pocket.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/analogue_pocket.py -------------------------------------------------------------------------------- /litex/build/litex/gateware/litex.sdc: -------------------------------------------------------------------------------- 1 | derive_pll_clocks -use_net_name -------------------------------------------------------------------------------- /litex/build/litex/gateware/litex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/gateware/litex.v -------------------------------------------------------------------------------- /litex/build/litex/gateware/litex_mem.init: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/gateware/litex_mem.init -------------------------------------------------------------------------------- /litex/build/litex/gateware/litex_rom.init: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/gateware/litex_rom.init -------------------------------------------------------------------------------- /litex/build/litex/gateware/litex_sram.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/csr.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/csr.h -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/git.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/git.h -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/mem.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/mem.h -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/output_format.ld: -------------------------------------------------------------------------------- 1 | OUTPUT_FORMAT("elf32-littleriscv") 2 | -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/regions.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/regions.ld -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/sdram_phy.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/sdram_phy.h -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/soc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/soc.h -------------------------------------------------------------------------------- /litex/build/litex/software/include/generated/variables.mak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/build/litex/software/include/generated/variables.mak -------------------------------------------------------------------------------- /litex/csr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/csr.py -------------------------------------------------------------------------------- /litex/litex_term.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/litex_term.py -------------------------------------------------------------------------------- /litex/pocket.svd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/pocket.svd -------------------------------------------------------------------------------- /litex/replaced_components.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/replaced_components.py -------------------------------------------------------------------------------- /litex/vendor/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/vendor/__init__.py -------------------------------------------------------------------------------- /litex/vendor/run.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/vendor/run.py -------------------------------------------------------------------------------- /litex/verilog_platform.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/litex/verilog_platform.py -------------------------------------------------------------------------------- /pkg/pocket/Assets/riscv/common/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/audio.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/audio.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/core.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/core.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/data.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/data.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/icon.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/icon.bin -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/info.txt: -------------------------------------------------------------------------------- 1 | RISC-V Development Core 2 | 3 | Built by agg23 and LiteX 4 | -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/input.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/input.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/interact.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/interact.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/variants.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/variants.json -------------------------------------------------------------------------------- /pkg/pocket/Cores/agg23.RISCV/video.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Cores/agg23.RISCV/video.json -------------------------------------------------------------------------------- /pkg/pocket/Platforms/_images/riscv.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Platforms/_images/riscv.bin -------------------------------------------------------------------------------- /pkg/pocket/Platforms/riscv.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/pkg/pocket/Platforms/riscv.json -------------------------------------------------------------------------------- /platform/pocket/apf.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/apf.qip -------------------------------------------------------------------------------- /platform/pocket/apf_constraints.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/apf_constraints.sdc -------------------------------------------------------------------------------- /platform/pocket/apf_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/apf_top.v -------------------------------------------------------------------------------- /platform/pocket/build_cdf.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/build_cdf.tcl -------------------------------------------------------------------------------- /platform/pocket/build_id_gen.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/build_id_gen.tcl -------------------------------------------------------------------------------- /platform/pocket/common.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/common.v -------------------------------------------------------------------------------- /platform/pocket/io_bridge_peripheral.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/io_bridge_peripheral.v -------------------------------------------------------------------------------- /platform/pocket/io_pad_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/io_pad_controller.v -------------------------------------------------------------------------------- /platform/pocket/mf_datatable.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/mf_datatable.qip -------------------------------------------------------------------------------- /platform/pocket/mf_datatable.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/mf_datatable.v -------------------------------------------------------------------------------- /platform/pocket/mf_ddio_bidir_12.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/mf_ddio_bidir_12.qip -------------------------------------------------------------------------------- /platform/pocket/mf_ddio_bidir_12.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/mf_ddio_bidir_12.v -------------------------------------------------------------------------------- /platform/pocket/pocket.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/platform/pocket/pocket.tcl -------------------------------------------------------------------------------- /projects/openFPGA-RISC-V_pocket.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/projects/openFPGA-RISC-V_pocket.qip -------------------------------------------------------------------------------- /projects/openFPGA-RISC-V_pocket.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/projects/openFPGA-RISC-V_pocket.qpf -------------------------------------------------------------------------------- /projects/openFPGA-RISC-V_pocket.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/projects/openFPGA-RISC-V_pocket.qsf -------------------------------------------------------------------------------- /projects/openFPGA-RISC-V_pocket.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/projects/openFPGA-RISC-V_pocket.sdc -------------------------------------------------------------------------------- /projects/stp1.stp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/projects/stp1.stp -------------------------------------------------------------------------------- /riscv32imafdc-unknown-none-elf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/riscv32imafdc-unknown-none-elf.json -------------------------------------------------------------------------------- /rtl/litex/Ram_1w_1rs_Intel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/rtl/litex/Ram_1w_1rs_Intel.v -------------------------------------------------------------------------------- /rtl/litex/VexRiscvLitexSmpCluster_Cc1_Iw64Is4096Iy1_Dw64Ds4096Dy1_ITs4DTs4_Ldw32_Ood_Fpu4_Hb1_Rvc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/rtl/litex/VexRiscvLitexSmpCluster_Cc1_Iw64Is4096Iy1_Dw64Ds4096Dy1_ITs4DTs4_Ldw32_Ood_Fpu4_Hb1_Rvc.v -------------------------------------------------------------------------------- /rtl/litex/litex.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/rtl/litex/litex.qip -------------------------------------------------------------------------------- /rtl/risc_v.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/rtl/risc_v.qip -------------------------------------------------------------------------------- /rtl/video/rgb565_to_rgb888.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/rtl/video/rgb565_to_rgb888.sv -------------------------------------------------------------------------------- /target/pocket/apf_wishbone_master.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/apf_wishbone_master.sv -------------------------------------------------------------------------------- /target/pocket/audio.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/audio.sv -------------------------------------------------------------------------------- /target/pocket/chip_id.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/chip_id.ppf -------------------------------------------------------------------------------- /target/pocket/chip_id.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/chip_id.qip -------------------------------------------------------------------------------- /target/pocket/chip_id.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/chip_id.v -------------------------------------------------------------------------------- /target/pocket/chip_id/altchip_id.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/chip_id/altchip_id.v -------------------------------------------------------------------------------- /target/pocket/core.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/core.qip -------------------------------------------------------------------------------- /target/pocket/core_bridge_cmd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/core_bridge_cmd.v -------------------------------------------------------------------------------- /target/pocket/core_constraints.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/core_constraints.sdc -------------------------------------------------------------------------------- /target/pocket/core_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/core_top.sv -------------------------------------------------------------------------------- /target/pocket/data_loader.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/data_loader.sv -------------------------------------------------------------------------------- /target/pocket/debug_key.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/debug_key.v -------------------------------------------------------------------------------- /target/pocket/mf_audio_pll.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_audio_pll.ppf -------------------------------------------------------------------------------- /target/pocket/mf_audio_pll.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_audio_pll.qip -------------------------------------------------------------------------------- /target/pocket/mf_audio_pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_audio_pll.v -------------------------------------------------------------------------------- /target/pocket/mf_audio_pll/mf_audio_pll_0002.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_audio_pll/mf_audio_pll_0002.qip -------------------------------------------------------------------------------- /target/pocket/mf_audio_pll/mf_audio_pll_0002.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_audio_pll/mf_audio_pll_0002.v -------------------------------------------------------------------------------- /target/pocket/mf_pllbase.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_pllbase.ppf -------------------------------------------------------------------------------- /target/pocket/mf_pllbase.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_pllbase.qip -------------------------------------------------------------------------------- /target/pocket/mf_pllbase.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_pllbase.v -------------------------------------------------------------------------------- /target/pocket/mf_pllbase/mf_pllbase_0002.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_pllbase/mf_pllbase_0002.qip -------------------------------------------------------------------------------- /target/pocket/mf_pllbase/mf_pllbase_0002.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/mf_pllbase/mf_pllbase_0002.v -------------------------------------------------------------------------------- /target/pocket/sound_i2s.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/sound_i2s.sv -------------------------------------------------------------------------------- /target/pocket/sram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/sram.sv -------------------------------------------------------------------------------- /target/pocket/stp1.stp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/stp1.stp -------------------------------------------------------------------------------- /target/pocket/sync_fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/sync_fifo.sv -------------------------------------------------------------------------------- /target/pocket/wishbone.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-litex/HEAD/target/pocket/wishbone.sv --------------------------------------------------------------------------------