├── .github ├── FUNDING.yml ├── ISSUE_TEMPLATE │ ├── BUG_REPORT.yml │ └── QUESTION.yml └── workflows │ └── github-releases-to-discord.yml ├── .gitignore ├── LICENSE ├── README.md ├── dist ├── Assets │ └── wonderswan │ │ └── common │ │ └── .gitkeep ├── Cores │ └── agg23.WonderSwan │ │ ├── audio.json │ │ ├── core.json │ │ ├── data.json │ │ ├── info.txt │ │ ├── input.json │ │ ├── interact.json │ │ ├── variants.json │ │ └── video.json └── Platforms │ ├── _images │ └── wonderswan.bin │ └── wonderswan.json └── src ├── fpga ├── .gitignore ├── ap_core.qpf ├── ap_core.qsf ├── ap_core_assignment_defaults.qdf ├── apf │ ├── apf.qip │ ├── apf_constraints.sdc │ ├── apf_top.v │ ├── build_id.mif │ ├── build_id_gen.tcl │ ├── common.v │ ├── io_bridge_peripheral.v │ ├── io_pad_controller.v │ ├── mf_datatable.qip │ ├── mf_datatable.v │ ├── mf_ddio_bidir_12.qip │ └── mf_ddio_bidir_12.v └── core │ ├── core_bridge_cmd.v │ ├── core_constraints.sdc │ ├── core_top.v │ ├── data_loader.sv │ ├── data_unloader.sv │ ├── mf_pllbase.bsf │ ├── mf_pllbase.ppf │ ├── mf_pllbase.qip │ ├── mf_pllbase.sip │ ├── mf_pllbase.spd │ ├── mf_pllbase.v │ ├── mf_pllbase │ ├── mf_pllbase_0002.qip │ └── mf_pllbase_0002.v │ ├── mf_pllbase_sim.f │ ├── mf_pllbase_sim │ ├── aldec │ │ └── rivierapro_setup.tcl │ ├── cadence │ │ ├── cds.lib │ │ ├── hdl.var │ │ └── ncsim_setup.sh │ ├── mentor │ │ └── msim_setup.tcl │ ├── mf_pllbase.vo │ └── synopsys │ │ ├── vcs │ │ └── vcs_setup.sh │ │ └── vcsmx │ │ ├── synopsys_sim.setup │ │ └── vcsmx_setup.sh │ ├── pin_ddio_clk.ppf │ ├── pin_ddio_clk.qip │ ├── pin_ddio_clk.v │ ├── rtl │ ├── IRQ.vhd │ ├── bus_savestates.vhd │ ├── cpu.vhd │ ├── ddram.sv │ ├── divider.vhd │ ├── dma.vhd │ ├── dpram.vhd │ ├── dummyregs.vhd │ ├── eeprom.vhd │ ├── export.vhd │ ├── gpu.vhd │ ├── gpu_bg.vhd │ ├── joypad.vhd │ ├── memorymux.vhd │ ├── reg_savestates.vhd │ ├── reg_swan.vhd │ ├── registerpackage.vhd │ ├── rtc.vhd │ ├── savestate_ui.sv │ ├── savestates.vhd │ ├── sdram.sv │ ├── sound.vhd │ ├── sound_module1.vhd │ ├── sound_module2.vhd │ ├── sound_module3.vhd │ ├── sound_module4.vhd │ ├── sound_module5.vhd │ ├── sprites.vhd │ ├── statemanager.vhd │ ├── swanTop.vhd │ ├── swanbios.vhd │ └── swanbioscolor.vhd │ ├── save_state_controller.sv │ ├── sound_i2s.sv │ ├── stp1.stp │ ├── sync_fifo.sv │ └── wonderswan.sv └── support └── chip32.asm /.github/FUNDING.yml: -------------------------------------------------------------------------------- 1 | github: agg23 2 | patreon: FPGAzumSpass 3 | -------------------------------------------------------------------------------- /.github/ISSUE_TEMPLATE/BUG_REPORT.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/.github/ISSUE_TEMPLATE/BUG_REPORT.yml -------------------------------------------------------------------------------- /.github/ISSUE_TEMPLATE/QUESTION.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/.github/ISSUE_TEMPLATE/QUESTION.yml -------------------------------------------------------------------------------- /.github/workflows/github-releases-to-discord.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/.github/workflows/github-releases-to-discord.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/README.md -------------------------------------------------------------------------------- /dist/Assets/wonderswan/common/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/audio.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/audio.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/core.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/core.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/data.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/data.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/info.txt -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/input.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/input.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/interact.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/interact.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/variants.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/variants.json -------------------------------------------------------------------------------- /dist/Cores/agg23.WonderSwan/video.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Cores/agg23.WonderSwan/video.json -------------------------------------------------------------------------------- /dist/Platforms/_images/wonderswan.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Platforms/_images/wonderswan.bin -------------------------------------------------------------------------------- /dist/Platforms/wonderswan.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/dist/Platforms/wonderswan.json -------------------------------------------------------------------------------- /src/fpga/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/.gitignore -------------------------------------------------------------------------------- /src/fpga/ap_core.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/ap_core.qpf -------------------------------------------------------------------------------- /src/fpga/ap_core.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/ap_core.qsf -------------------------------------------------------------------------------- /src/fpga/ap_core_assignment_defaults.qdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/ap_core_assignment_defaults.qdf -------------------------------------------------------------------------------- /src/fpga/apf/apf.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/apf.qip -------------------------------------------------------------------------------- /src/fpga/apf/apf_constraints.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/apf_constraints.sdc -------------------------------------------------------------------------------- /src/fpga/apf/apf_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/apf_top.v -------------------------------------------------------------------------------- /src/fpga/apf/build_id.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/build_id.mif -------------------------------------------------------------------------------- /src/fpga/apf/build_id_gen.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/build_id_gen.tcl -------------------------------------------------------------------------------- /src/fpga/apf/common.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/common.v -------------------------------------------------------------------------------- /src/fpga/apf/io_bridge_peripheral.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/io_bridge_peripheral.v -------------------------------------------------------------------------------- /src/fpga/apf/io_pad_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/io_pad_controller.v -------------------------------------------------------------------------------- /src/fpga/apf/mf_datatable.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/mf_datatable.qip -------------------------------------------------------------------------------- /src/fpga/apf/mf_datatable.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/mf_datatable.v -------------------------------------------------------------------------------- /src/fpga/apf/mf_ddio_bidir_12.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/mf_ddio_bidir_12.qip -------------------------------------------------------------------------------- /src/fpga/apf/mf_ddio_bidir_12.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/apf/mf_ddio_bidir_12.v -------------------------------------------------------------------------------- /src/fpga/core/core_bridge_cmd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/core_bridge_cmd.v -------------------------------------------------------------------------------- /src/fpga/core/core_constraints.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/core_constraints.sdc -------------------------------------------------------------------------------- /src/fpga/core/core_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/core_top.v -------------------------------------------------------------------------------- /src/fpga/core/data_loader.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/data_loader.sv -------------------------------------------------------------------------------- /src/fpga/core/data_unloader.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/data_unloader.sv -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.bsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.bsf -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.ppf -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.qip -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.sip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.sip -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.spd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.spd -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase.v -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase/mf_pllbase_0002.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase/mf_pllbase_0002.qip -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase/mf_pllbase_0002.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase/mf_pllbase_0002.v -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim.f -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/aldec/rivierapro_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/aldec/rivierapro_setup.tcl -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/cadence/cds.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/cadence/cds.lib -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/cadence/hdl.var: -------------------------------------------------------------------------------- 1 | 2 | DEFINE WORK work 3 | -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/cadence/ncsim_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/cadence/ncsim_setup.sh -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/mentor/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/mentor/msim_setup.tcl -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/mf_pllbase.vo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/mf_pllbase.vo -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/synopsys/vcs/vcs_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/synopsys/vcs/vcs_setup.sh -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/synopsys/vcsmx/synopsys_sim.setup: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/synopsys/vcsmx/synopsys_sim.setup -------------------------------------------------------------------------------- /src/fpga/core/mf_pllbase_sim/synopsys/vcsmx/vcsmx_setup.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/mf_pllbase_sim/synopsys/vcsmx/vcsmx_setup.sh -------------------------------------------------------------------------------- /src/fpga/core/pin_ddio_clk.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/pin_ddio_clk.ppf -------------------------------------------------------------------------------- /src/fpga/core/pin_ddio_clk.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/pin_ddio_clk.qip -------------------------------------------------------------------------------- /src/fpga/core/pin_ddio_clk.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/pin_ddio_clk.v -------------------------------------------------------------------------------- /src/fpga/core/rtl/IRQ.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/IRQ.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/bus_savestates.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/bus_savestates.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/cpu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/cpu.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/ddram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/ddram.sv -------------------------------------------------------------------------------- /src/fpga/core/rtl/divider.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/divider.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/dma.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/dma.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/dpram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/dpram.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/dummyregs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/dummyregs.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/eeprom.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/eeprom.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/export.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/export.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/gpu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/gpu.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/gpu_bg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/gpu_bg.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/joypad.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/joypad.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/memorymux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/memorymux.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/reg_savestates.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/reg_savestates.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/reg_swan.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/reg_swan.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/registerpackage.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/registerpackage.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/rtc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/rtc.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/savestate_ui.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/savestate_ui.sv -------------------------------------------------------------------------------- /src/fpga/core/rtl/savestates.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/savestates.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sdram.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sdram.sv -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound_module1.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound_module1.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound_module2.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound_module2.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound_module3.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound_module3.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound_module4.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound_module4.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sound_module5.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sound_module5.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/sprites.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/sprites.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/statemanager.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/statemanager.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/swanTop.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/swanTop.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/swanbios.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/swanbios.vhd -------------------------------------------------------------------------------- /src/fpga/core/rtl/swanbioscolor.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/rtl/swanbioscolor.vhd -------------------------------------------------------------------------------- /src/fpga/core/save_state_controller.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/save_state_controller.sv -------------------------------------------------------------------------------- /src/fpga/core/sound_i2s.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/sound_i2s.sv -------------------------------------------------------------------------------- /src/fpga/core/stp1.stp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/stp1.stp -------------------------------------------------------------------------------- /src/fpga/core/sync_fifo.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/sync_fifo.sv -------------------------------------------------------------------------------- /src/fpga/core/wonderswan.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/fpga/core/wonderswan.sv -------------------------------------------------------------------------------- /src/support/chip32.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agg23/openfpga-wonderswan/HEAD/src/support/chip32.asm --------------------------------------------------------------------------------