├── .clang-format ├── .gitignore ├── .gitlab-ci.yml ├── .gitmodules ├── CITATION.cff ├── Dockerfile ├── LICENSE ├── Makefile ├── README.md ├── env └── basic │ └── vp-display │ ├── CMakeLists.txt │ ├── VP-Display-layout.svg │ ├── VP-Display-layout.svg.png │ ├── VP-Display.pro │ ├── framebuffer.h │ ├── main.cpp │ ├── mainwindow.cpp │ ├── mainwindow.h │ ├── mainwindow.ui │ ├── vpdisplayserver.cpp │ └── vpdisplayserver.h ├── img ├── riscv-vp_logo.pdf ├── riscv-vp_logo.png └── riscv-vp_logo.svg ├── sw ├── .gitignore ├── Makefile ├── Makefile.common ├── README.md ├── basic-asm │ ├── Makefile │ └── sum.S ├── basic-c │ ├── Makefile │ ├── bootstrap.S │ ├── main.c │ └── sum.c ├── basic-debug │ ├── Makefile │ ├── bootstrap.S │ ├── eclipse-remote-debug-readme.txt │ ├── main.c │ ├── remote-debug-readme.txt │ └── test-ignore ├── basic-dma │ ├── Makefile │ ├── bootstrap.S │ ├── irq.c │ ├── irq.h │ └── main.c ├── basic-e │ ├── Makefile │ └── sum.S ├── basic-gcov │ ├── Makefile │ ├── main.c │ └── test-ignore ├── basic-gpio │ ├── Makefile │ ├── bootstrap.S │ ├── gpio.h │ ├── link.ld │ ├── main.c │ ├── platform.h │ ├── uart.c │ ├── uart.h │ ├── util.c │ └── util.h ├── basic-multicore │ ├── Makefile │ ├── bootstrap.S │ └── main.c ├── blocking-sleep │ ├── Makefile │ ├── bootstrap.S │ ├── irq.S │ └── main.c ├── busy-wait-sleep │ ├── Makefile │ ├── bootstrap.S │ └── main.c ├── c++-lib │ ├── Makefile │ └── main.cpp ├── clock-ticks │ ├── Makefile │ ├── bootstrap.S │ ├── irq.c │ ├── irq.h │ └── main.c ├── crc8 │ ├── Makefile │ ├── bootstrap.S │ ├── link.ld │ ├── main.c │ ├── platform.h │ ├── uart.c │ ├── uart.h │ ├── util.c │ └── util.h ├── flashTest │ ├── Makefile │ ├── main.cpp │ └── test-ignore ├── mramTest │ ├── Makefile │ └── main.cpp ├── mrv32-uart │ ├── Makefile │ ├── bootstrap.S │ ├── link.ld │ ├── main.c │ ├── platform.h │ ├── uart.c │ ├── uart.h │ ├── util.c │ └── util.h ├── peripheral-in-the-loop │ ├── Makefile │ ├── bootstrap.S │ ├── irq.c │ ├── irq.h │ └── main.c ├── printf │ ├── Makefile │ ├── entry.S │ └── main.c ├── simple-display │ ├── Makefile │ ├── libDisplay.cpp │ ├── libDisplay.hpp │ ├── main.cpp │ └── test-ignore ├── simple-scheduler │ ├── Makefile │ ├── cor.S │ ├── main.c │ └── no-clib │ │ ├── Makefile │ │ ├── bootstrap.S │ │ ├── cor.S │ │ └── main.c ├── simple-sensor │ ├── Makefile │ ├── bootstrap.S │ ├── irq.c │ ├── irq.h │ └── main.c ├── sys-read │ ├── Makefile │ ├── main.c │ └── test-ignore └── test.sh └── vp ├── .gitignore ├── CMakeLists.txt ├── cmake └── AddGitSubmodule.cmake └── src ├── CMakeLists.txt ├── core ├── CMakeLists.txt ├── common │ ├── CMakeLists.txt │ ├── bus_lock_if.h │ ├── clint.h │ ├── clint_if.h │ ├── core_defs.h │ ├── debug.h │ ├── debug_memory.cpp │ ├── debug_memory.h │ ├── dmi.h │ ├── elf_loader.h │ ├── fp.h │ ├── gdb-mc │ │ ├── CMakeLists.txt │ │ ├── gdb_runner.cpp │ │ ├── gdb_runner.h │ │ ├── gdb_server.cpp │ │ ├── gdb_server.h │ │ ├── handler.cpp │ │ ├── libgdb │ │ │ ├── CMakeLists.txt │ │ │ ├── README.md │ │ │ ├── include │ │ │ │ └── libgdb │ │ │ │ │ ├── parser1.h │ │ │ │ │ ├── parser2.h │ │ │ │ │ └── response.h │ │ │ ├── internal.h │ │ │ ├── parser1.c │ │ │ ├── parser2.c │ │ │ ├── parser2.h │ │ │ ├── response.c │ │ │ └── util.c │ │ ├── register_format.cpp │ │ └── register_format.h │ ├── instr.cpp │ ├── instr.h │ ├── irq_if.h │ ├── load_if.h │ ├── mmu.h │ ├── mmu_mem_if.h │ ├── rawmode.cpp │ ├── rawmode.h │ ├── real_clint.cpp │ ├── real_clint.h │ ├── timer.cpp │ ├── timer.h │ └── trap.h ├── rv32 │ ├── CMakeLists.txt │ ├── csr.h │ ├── elf_loader.h │ ├── iss.cpp │ ├── iss.h │ ├── mem.h │ ├── mem_if.h │ ├── mmu.h │ ├── syscall.cpp │ ├── syscall.h │ ├── syscall_if.h │ └── timing │ │ ├── timing_external.h │ │ └── timing_simple.h └── rv64 │ ├── CMakeLists.txt │ ├── csr.h │ ├── elf_loader.h │ ├── iss.cpp │ ├── iss.h │ ├── mem.h │ ├── mem_if.h │ ├── mmu.h │ ├── syscall.cpp │ ├── syscall.h │ └── syscall_if.h ├── platform ├── CMakeLists.txt ├── basic │ ├── CMakeLists.txt │ ├── basic_timer.h │ ├── display.cpp │ ├── display.hpp │ ├── dma.h │ ├── ethernet.cpp │ ├── ethernet.h │ ├── flash.h │ ├── main.cpp │ ├── random_source.h │ ├── sensor.h │ └── sensor2.h ├── common │ ├── CMakeLists.txt │ ├── async_event.h │ ├── bus.h │ ├── fd_abstract_uart.cpp │ ├── fd_abstract_uart.h │ ├── fe310_plic.cpp │ ├── fe310_plic.h │ ├── fu540_plic.cpp │ ├── fu540_plic.h │ ├── memory.h │ ├── memory_mapped_file.h │ ├── options.cpp │ ├── options.h │ ├── slip.cpp │ ├── slip.h │ ├── terminal.h │ ├── uart.cpp │ ├── uart.h │ ├── uart16550.h │ ├── uart_if.cpp │ ├── uart_if.h │ └── util.h ├── hifive │ ├── CMakeLists.txt │ ├── aon.h │ ├── can.cpp │ ├── can.h │ ├── can │ │ ├── 90-slcan.rules │ │ ├── CAN-Howto.md │ │ ├── cantest.cpp │ │ ├── mcp_can_dfs.h │ │ ├── slcan_add.sh │ │ └── slcan_remove.sh │ ├── gpio.cpp │ ├── gpio.h │ ├── hifive_main.cpp │ ├── maskROM.h │ ├── oled │ │ ├── common.cpp │ │ ├── common.hpp │ │ ├── oled.cpp │ │ └── oled.hpp │ ├── otp.h │ ├── prci.h │ ├── spi.h │ ├── tunnel-uart.cpp │ └── tunnel-uart.hpp ├── hwitl │ ├── CMakeLists.txt │ ├── main.cpp │ ├── virtual_bus_tlm_connector.cpp │ └── virtual_bus_tlm_connector.hpp ├── linux │ ├── CMakeLists.txt │ ├── linux_main.cpp │ └── prci.h ├── linux32 │ ├── CMakeLists.txt │ ├── linux32_main.cpp │ └── prci.h ├── microrv32 │ ├── CMakeLists.txt │ ├── main.cpp │ ├── microrv32_gpio.h │ ├── microrv32_led.h │ └── microrv32_uart.h ├── test32 │ ├── CMakeLists.txt │ ├── htif.h │ └── test32_main.cpp ├── tiny32-mc │ ├── CMakeLists.txt │ └── mc_main.cpp ├── tiny32 │ ├── CMakeLists.txt │ └── tiny32_main.cpp ├── tiny64-mc │ ├── CMakeLists.txt │ └── mc_main.cpp └── tiny64 │ ├── CMakeLists.txt │ └── tiny64_main.cpp ├── util ├── common.h ├── elegantEnums.cpp ├── elegantEnums.hpp ├── gtkwave_riscv-filter.py ├── gtkwave_riscv-filter │ ├── .gitignore │ ├── CMakeLists.txt │ └── riscv-filter.cpp ├── memory_map.h ├── options.h └── tlm_map.h └── vendor ├── CMakeLists.txt └── softfloat ├── CMakeLists.txt ├── f128_add.c ├── f128_classify.c ├── f128_div.c ├── f128_eq.c ├── f128_eq_signaling.c ├── f128_isSignalingNaN.c ├── f128_le.c ├── f128_le_quiet.c ├── f128_lt.c ├── f128_lt_quiet.c ├── f128_mul.c ├── f128_mulAdd.c ├── f128_rem.c ├── f128_roundToInt.c ├── f128_sqrt.c ├── f128_sub.c ├── f128_to_f16.c ├── f128_to_f32.c ├── f128_to_f64.c ├── f128_to_i32.c ├── f128_to_i32_r_minMag.c ├── f128_to_i64.c ├── f128_to_i64_r_minMag.c ├── f128_to_ui32.c ├── f128_to_ui32_r_minMag.c ├── f128_to_ui64.c ├── f128_to_ui64_r_minMag.c ├── f16_add.c ├── f16_div.c ├── f16_eq.c ├── f16_eq_signaling.c ├── f16_isSignalingNaN.c ├── f16_le.c ├── f16_le_quiet.c ├── f16_lt.c ├── f16_lt_quiet.c ├── f16_mul.c ├── f16_mulAdd.c ├── f16_rem.c ├── f16_roundToInt.c ├── f16_sqrt.c ├── f16_sub.c ├── f16_to_f128.c ├── f16_to_f32.c ├── f16_to_f64.c ├── f16_to_i32.c ├── f16_to_i32_r_minMag.c ├── f16_to_i64.c ├── f16_to_i64_r_minMag.c ├── f16_to_ui32.c ├── f16_to_ui32_r_minMag.c ├── f16_to_ui64.c ├── f16_to_ui64_r_minMag.c ├── f32_add.c ├── f32_classify.c ├── f32_div.c ├── f32_eq.c ├── f32_eq_signaling.c ├── f32_isSignalingNaN.c ├── f32_le.c ├── f32_le_quiet.c ├── f32_lt.c ├── f32_lt_quiet.c ├── f32_mul.c ├── f32_mulAdd.c ├── f32_rem.c ├── f32_roundToInt.c ├── f32_sqrt.c ├── f32_sub.c ├── f32_to_f128.c ├── f32_to_f16.c ├── f32_to_f64.c ├── f32_to_i32.c ├── f32_to_i32_r_minMag.c ├── f32_to_i64.c ├── f32_to_i64_r_minMag.c ├── f32_to_ui32.c ├── f32_to_ui32_r_minMag.c ├── f32_to_ui64.c ├── f32_to_ui64_r_minMag.c ├── f64_add.c ├── f64_classify.c ├── f64_div.c ├── f64_eq.c ├── f64_eq_signaling.c ├── f64_isSignalingNaN.c ├── f64_le.c ├── f64_le_quiet.c ├── f64_lt.c ├── f64_lt_quiet.c ├── f64_mul.c ├── f64_mulAdd.c ├── f64_rem.c ├── f64_roundToInt.c ├── f64_sqrt.c ├── f64_sub.c ├── f64_to_f128.c ├── f64_to_f16.c ├── f64_to_f32.c ├── f64_to_i32.c ├── f64_to_i32_r_minMag.c ├── f64_to_i64.c ├── f64_to_i64_r_minMag.c ├── f64_to_ui32.c ├── f64_to_ui32_r_minMag.c ├── f64_to_ui64.c ├── f64_to_ui64_r_minMag.c ├── i32_to_f128.c ├── i32_to_f16.c ├── i32_to_f32.c ├── i32_to_f64.c ├── i64_to_f128.c ├── i64_to_f16.c ├── i64_to_f32.c ├── i64_to_f64.c ├── include └── softfloat │ ├── internals.h │ ├── platform.h │ ├── primitiveTypes.h │ ├── primitives.h │ ├── softfloat.h │ ├── softfloat.hpp │ ├── softfloat_types.h │ └── specialize.h ├── s_add128.c ├── s_add256M.c ├── s_addCarryM.c ├── s_addComplCarryM.c ├── s_addM.c ├── s_addMagsF128.c ├── s_addMagsF16.c ├── s_addMagsF32.c ├── s_addMagsF64.c ├── s_approxRecip32_1.c ├── s_approxRecipSqrt32_1.c ├── s_approxRecipSqrt_1Ks.c ├── s_approxRecip_1Ks.c ├── s_commonNaNToF128UI.c ├── s_commonNaNToF16UI.c ├── s_commonNaNToF32UI.c ├── s_commonNaNToF64UI.c ├── s_compare128M.c ├── s_compare96M.c ├── s_countLeadingZeros16.c ├── s_countLeadingZeros32.c ├── s_countLeadingZeros64.c ├── s_countLeadingZeros8.c ├── s_eq128.c ├── s_f128UIToCommonNaN.c ├── s_f16UIToCommonNaN.c ├── s_f32UIToCommonNaN.c ├── s_f64UIToCommonNaN.c ├── s_le128.c ├── s_lt128.c ├── s_mul128By32.c ├── s_mul128MTo256M.c ├── s_mul128To256M.c ├── s_mul64ByShifted32To128.c ├── s_mul64To128.c ├── s_mul64To128M.c ├── s_mulAddF128.c ├── s_mulAddF16.c ├── s_mulAddF32.c ├── s_mulAddF64.c ├── s_negXM.c ├── s_normRoundPackToF128.c ├── s_normRoundPackToF16.c ├── s_normRoundPackToF32.c ├── s_normRoundPackToF64.c ├── s_normSubnormalF128Sig.c ├── s_normSubnormalF16Sig.c ├── s_normSubnormalF32Sig.c ├── s_normSubnormalF64Sig.c ├── s_propagateNaNF128UI.c ├── s_propagateNaNF16UI.c ├── s_propagateNaNF32UI.c ├── s_propagateNaNF64UI.c ├── s_remStepMBy32.c ├── s_roundMToI64.c ├── s_roundMToUI64.c ├── s_roundPackMToI64.c ├── s_roundPackMToUI64.c ├── s_roundPackToF128.c ├── s_roundPackToF16.c ├── s_roundPackToF32.c ├── s_roundPackToF64.c ├── s_roundPackToI32.c ├── s_roundPackToI64.c ├── s_roundPackToUI32.c ├── s_roundPackToUI64.c ├── s_roundToI32.c ├── s_roundToI64.c ├── s_roundToUI32.c ├── s_roundToUI64.c ├── s_shiftRightJam128.c ├── s_shiftRightJam128Extra.c ├── s_shiftRightJam256M.c ├── s_shiftRightJam32.c ├── s_shiftRightJam64.c ├── s_shiftRightJam64Extra.c ├── s_shortShiftLeft128.c ├── s_shortShiftLeft64To96M.c ├── s_shortShiftRight128.c ├── s_shortShiftRightExtendM.c ├── s_shortShiftRightJam128.c ├── s_shortShiftRightJam128Extra.c ├── s_shortShiftRightJam64.c ├── s_shortShiftRightJam64Extra.c ├── s_shortShiftRightM.c ├── s_sub128.c ├── s_sub1XM.c ├── s_sub256M.c ├── s_subM.c ├── s_subMagsF128.c ├── s_subMagsF16.c ├── s_subMagsF32.c ├── s_subMagsF64.c ├── softfloat_raiseFlags.c ├── softfloat_state.c ├── ui32_to_f128.c ├── ui32_to_f16.c ├── ui32_to_f32.c ├── ui32_to_f64.c ├── ui64_to_f128.c ├── ui64_to_f16.c ├── ui64_to_f32.c └── ui64_to_f64.c /.clang-format: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/.clang-format -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitlab-ci.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/.gitlab-ci.yml -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/.gitmodules -------------------------------------------------------------------------------- /CITATION.cff: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/CITATION.cff -------------------------------------------------------------------------------- /Dockerfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/Dockerfile -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/README.md -------------------------------------------------------------------------------- /env/basic/vp-display/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/CMakeLists.txt -------------------------------------------------------------------------------- /env/basic/vp-display/VP-Display-layout.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/VP-Display-layout.svg -------------------------------------------------------------------------------- /env/basic/vp-display/VP-Display-layout.svg.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/VP-Display-layout.svg.png -------------------------------------------------------------------------------- /env/basic/vp-display/VP-Display.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/VP-Display.pro -------------------------------------------------------------------------------- /env/basic/vp-display/framebuffer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/framebuffer.h -------------------------------------------------------------------------------- /env/basic/vp-display/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/main.cpp -------------------------------------------------------------------------------- /env/basic/vp-display/mainwindow.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/mainwindow.cpp -------------------------------------------------------------------------------- /env/basic/vp-display/mainwindow.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/mainwindow.h -------------------------------------------------------------------------------- /env/basic/vp-display/mainwindow.ui: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/mainwindow.ui -------------------------------------------------------------------------------- /env/basic/vp-display/vpdisplayserver.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/vpdisplayserver.cpp -------------------------------------------------------------------------------- /env/basic/vp-display/vpdisplayserver.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/env/basic/vp-display/vpdisplayserver.h -------------------------------------------------------------------------------- /img/riscv-vp_logo.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/img/riscv-vp_logo.pdf -------------------------------------------------------------------------------- /img/riscv-vp_logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/img/riscv-vp_logo.png -------------------------------------------------------------------------------- /img/riscv-vp_logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/img/riscv-vp_logo.svg -------------------------------------------------------------------------------- /sw/.gitignore: -------------------------------------------------------------------------------- 1 | main 2 | -------------------------------------------------------------------------------- /sw/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/Makefile -------------------------------------------------------------------------------- /sw/Makefile.common: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/Makefile.common -------------------------------------------------------------------------------- /sw/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/README.md -------------------------------------------------------------------------------- /sw/basic-asm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-asm/Makefile -------------------------------------------------------------------------------- /sw/basic-asm/sum.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-asm/sum.S -------------------------------------------------------------------------------- /sw/basic-c/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-c/Makefile -------------------------------------------------------------------------------- /sw/basic-c/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-c/bootstrap.S -------------------------------------------------------------------------------- /sw/basic-c/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-c/main.c -------------------------------------------------------------------------------- /sw/basic-c/sum.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-c/sum.c -------------------------------------------------------------------------------- /sw/basic-debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-debug/Makefile -------------------------------------------------------------------------------- /sw/basic-debug/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-debug/bootstrap.S -------------------------------------------------------------------------------- /sw/basic-debug/eclipse-remote-debug-readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-debug/eclipse-remote-debug-readme.txt -------------------------------------------------------------------------------- /sw/basic-debug/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-debug/main.c -------------------------------------------------------------------------------- /sw/basic-debug/remote-debug-readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-debug/remote-debug-readme.txt -------------------------------------------------------------------------------- /sw/basic-debug/test-ignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sw/basic-dma/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-dma/Makefile -------------------------------------------------------------------------------- /sw/basic-dma/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-dma/bootstrap.S -------------------------------------------------------------------------------- /sw/basic-dma/irq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-dma/irq.c -------------------------------------------------------------------------------- /sw/basic-dma/irq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-dma/irq.h -------------------------------------------------------------------------------- /sw/basic-dma/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-dma/main.c -------------------------------------------------------------------------------- /sw/basic-e/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-e/Makefile -------------------------------------------------------------------------------- /sw/basic-e/sum.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-e/sum.S -------------------------------------------------------------------------------- /sw/basic-gcov/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gcov/Makefile -------------------------------------------------------------------------------- /sw/basic-gcov/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gcov/main.c -------------------------------------------------------------------------------- /sw/basic-gcov/test-ignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sw/basic-gpio/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/Makefile -------------------------------------------------------------------------------- /sw/basic-gpio/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/bootstrap.S -------------------------------------------------------------------------------- /sw/basic-gpio/gpio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/gpio.h -------------------------------------------------------------------------------- /sw/basic-gpio/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/link.ld -------------------------------------------------------------------------------- /sw/basic-gpio/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/main.c -------------------------------------------------------------------------------- /sw/basic-gpio/platform.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/platform.h -------------------------------------------------------------------------------- /sw/basic-gpio/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/uart.c -------------------------------------------------------------------------------- /sw/basic-gpio/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/uart.h -------------------------------------------------------------------------------- /sw/basic-gpio/util.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/util.c -------------------------------------------------------------------------------- /sw/basic-gpio/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-gpio/util.h -------------------------------------------------------------------------------- /sw/basic-multicore/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-multicore/Makefile -------------------------------------------------------------------------------- /sw/basic-multicore/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-multicore/bootstrap.S -------------------------------------------------------------------------------- /sw/basic-multicore/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/basic-multicore/main.c -------------------------------------------------------------------------------- /sw/blocking-sleep/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/blocking-sleep/Makefile -------------------------------------------------------------------------------- /sw/blocking-sleep/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/blocking-sleep/bootstrap.S -------------------------------------------------------------------------------- /sw/blocking-sleep/irq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/blocking-sleep/irq.S -------------------------------------------------------------------------------- /sw/blocking-sleep/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/blocking-sleep/main.c -------------------------------------------------------------------------------- /sw/busy-wait-sleep/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/busy-wait-sleep/Makefile -------------------------------------------------------------------------------- /sw/busy-wait-sleep/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/busy-wait-sleep/bootstrap.S -------------------------------------------------------------------------------- /sw/busy-wait-sleep/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/busy-wait-sleep/main.c -------------------------------------------------------------------------------- /sw/c++-lib/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/c++-lib/Makefile -------------------------------------------------------------------------------- /sw/c++-lib/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/c++-lib/main.cpp -------------------------------------------------------------------------------- /sw/clock-ticks/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/clock-ticks/Makefile -------------------------------------------------------------------------------- /sw/clock-ticks/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/clock-ticks/bootstrap.S -------------------------------------------------------------------------------- /sw/clock-ticks/irq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/clock-ticks/irq.c -------------------------------------------------------------------------------- /sw/clock-ticks/irq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/clock-ticks/irq.h -------------------------------------------------------------------------------- /sw/clock-ticks/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/clock-ticks/main.c -------------------------------------------------------------------------------- /sw/crc8/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/Makefile -------------------------------------------------------------------------------- /sw/crc8/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/bootstrap.S -------------------------------------------------------------------------------- /sw/crc8/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/link.ld -------------------------------------------------------------------------------- /sw/crc8/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/main.c -------------------------------------------------------------------------------- /sw/crc8/platform.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/platform.h -------------------------------------------------------------------------------- /sw/crc8/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/uart.c -------------------------------------------------------------------------------- /sw/crc8/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/uart.h -------------------------------------------------------------------------------- /sw/crc8/util.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/util.c -------------------------------------------------------------------------------- /sw/crc8/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/crc8/util.h -------------------------------------------------------------------------------- /sw/flashTest/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/flashTest/Makefile -------------------------------------------------------------------------------- /sw/flashTest/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/flashTest/main.cpp -------------------------------------------------------------------------------- /sw/flashTest/test-ignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sw/mramTest/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mramTest/Makefile -------------------------------------------------------------------------------- /sw/mramTest/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mramTest/main.cpp -------------------------------------------------------------------------------- /sw/mrv32-uart/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/Makefile -------------------------------------------------------------------------------- /sw/mrv32-uart/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/bootstrap.S -------------------------------------------------------------------------------- /sw/mrv32-uart/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/link.ld -------------------------------------------------------------------------------- /sw/mrv32-uart/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/main.c -------------------------------------------------------------------------------- /sw/mrv32-uart/platform.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/platform.h -------------------------------------------------------------------------------- /sw/mrv32-uart/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/uart.c -------------------------------------------------------------------------------- /sw/mrv32-uart/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/uart.h -------------------------------------------------------------------------------- /sw/mrv32-uart/util.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/util.c -------------------------------------------------------------------------------- /sw/mrv32-uart/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/mrv32-uart/util.h -------------------------------------------------------------------------------- /sw/peripheral-in-the-loop/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/peripheral-in-the-loop/Makefile -------------------------------------------------------------------------------- /sw/peripheral-in-the-loop/bootstrap.S: -------------------------------------------------------------------------------- 1 | ../simple-sensor/bootstrap.S -------------------------------------------------------------------------------- /sw/peripheral-in-the-loop/irq.c: -------------------------------------------------------------------------------- 1 | ../simple-sensor/irq.c -------------------------------------------------------------------------------- /sw/peripheral-in-the-loop/irq.h: -------------------------------------------------------------------------------- 1 | ../simple-sensor/irq.h -------------------------------------------------------------------------------- /sw/peripheral-in-the-loop/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/peripheral-in-the-loop/main.c -------------------------------------------------------------------------------- /sw/printf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/printf/Makefile -------------------------------------------------------------------------------- /sw/printf/entry.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/printf/entry.S -------------------------------------------------------------------------------- /sw/printf/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/printf/main.c -------------------------------------------------------------------------------- /sw/simple-display/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-display/Makefile -------------------------------------------------------------------------------- /sw/simple-display/libDisplay.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-display/libDisplay.cpp -------------------------------------------------------------------------------- /sw/simple-display/libDisplay.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-display/libDisplay.hpp -------------------------------------------------------------------------------- /sw/simple-display/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-display/main.cpp -------------------------------------------------------------------------------- /sw/simple-display/test-ignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sw/simple-scheduler/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/Makefile -------------------------------------------------------------------------------- /sw/simple-scheduler/cor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/cor.S -------------------------------------------------------------------------------- /sw/simple-scheduler/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/main.c -------------------------------------------------------------------------------- /sw/simple-scheduler/no-clib/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/no-clib/Makefile -------------------------------------------------------------------------------- /sw/simple-scheduler/no-clib/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/no-clib/bootstrap.S -------------------------------------------------------------------------------- /sw/simple-scheduler/no-clib/cor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/no-clib/cor.S -------------------------------------------------------------------------------- /sw/simple-scheduler/no-clib/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-scheduler/no-clib/main.c -------------------------------------------------------------------------------- /sw/simple-sensor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-sensor/Makefile -------------------------------------------------------------------------------- /sw/simple-sensor/bootstrap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-sensor/bootstrap.S -------------------------------------------------------------------------------- /sw/simple-sensor/irq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-sensor/irq.c -------------------------------------------------------------------------------- /sw/simple-sensor/irq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-sensor/irq.h -------------------------------------------------------------------------------- /sw/simple-sensor/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/simple-sensor/main.c -------------------------------------------------------------------------------- /sw/sys-read/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/sys-read/Makefile -------------------------------------------------------------------------------- /sw/sys-read/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/sys-read/main.c -------------------------------------------------------------------------------- /sw/sys-read/test-ignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /sw/test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/sw/test.sh -------------------------------------------------------------------------------- /vp/.gitignore: -------------------------------------------------------------------------------- 1 | build 2 | -------------------------------------------------------------------------------- /vp/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/CMakeLists.txt -------------------------------------------------------------------------------- /vp/cmake/AddGitSubmodule.cmake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/cmake/AddGitSubmodule.cmake -------------------------------------------------------------------------------- /vp/src/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/common/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/common/bus_lock_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/bus_lock_if.h -------------------------------------------------------------------------------- /vp/src/core/common/clint.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/clint.h -------------------------------------------------------------------------------- /vp/src/core/common/clint_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/clint_if.h -------------------------------------------------------------------------------- /vp/src/core/common/core_defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/core_defs.h -------------------------------------------------------------------------------- /vp/src/core/common/debug.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/debug.h -------------------------------------------------------------------------------- /vp/src/core/common/debug_memory.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/debug_memory.cpp -------------------------------------------------------------------------------- /vp/src/core/common/debug_memory.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/debug_memory.h -------------------------------------------------------------------------------- /vp/src/core/common/dmi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/dmi.h -------------------------------------------------------------------------------- /vp/src/core/common/elf_loader.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/elf_loader.h -------------------------------------------------------------------------------- /vp/src/core/common/fp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/fp.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/gdb_runner.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/gdb_runner.cpp -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/gdb_runner.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/gdb_runner.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/gdb_server.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/gdb_server.cpp -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/gdb_server.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/gdb_server.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/handler.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/handler.cpp -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/README.md -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/include/libgdb/parser1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/include/libgdb/parser1.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/include/libgdb/parser2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/include/libgdb/parser2.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/include/libgdb/response.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/include/libgdb/response.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/internal.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/internal.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/parser1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/parser1.c -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/parser2.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/parser2.c -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/parser2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/parser2.h -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/response.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/response.c -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/libgdb/util.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/libgdb/util.c -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/register_format.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/register_format.cpp -------------------------------------------------------------------------------- /vp/src/core/common/gdb-mc/register_format.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/gdb-mc/register_format.h -------------------------------------------------------------------------------- /vp/src/core/common/instr.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/instr.cpp -------------------------------------------------------------------------------- /vp/src/core/common/instr.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/instr.h -------------------------------------------------------------------------------- /vp/src/core/common/irq_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/irq_if.h -------------------------------------------------------------------------------- /vp/src/core/common/load_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/load_if.h -------------------------------------------------------------------------------- /vp/src/core/common/mmu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/mmu.h -------------------------------------------------------------------------------- /vp/src/core/common/mmu_mem_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/mmu_mem_if.h -------------------------------------------------------------------------------- /vp/src/core/common/rawmode.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/rawmode.cpp -------------------------------------------------------------------------------- /vp/src/core/common/rawmode.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/rawmode.h -------------------------------------------------------------------------------- /vp/src/core/common/real_clint.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/real_clint.cpp -------------------------------------------------------------------------------- /vp/src/core/common/real_clint.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/real_clint.h -------------------------------------------------------------------------------- /vp/src/core/common/timer.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/timer.cpp -------------------------------------------------------------------------------- /vp/src/core/common/timer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/timer.h -------------------------------------------------------------------------------- /vp/src/core/common/trap.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/common/trap.h -------------------------------------------------------------------------------- /vp/src/core/rv32/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/rv32/csr.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/csr.h -------------------------------------------------------------------------------- /vp/src/core/rv32/elf_loader.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/elf_loader.h -------------------------------------------------------------------------------- /vp/src/core/rv32/iss.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/iss.cpp -------------------------------------------------------------------------------- /vp/src/core/rv32/iss.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/iss.h -------------------------------------------------------------------------------- /vp/src/core/rv32/mem.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/mem.h -------------------------------------------------------------------------------- /vp/src/core/rv32/mem_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/mem_if.h -------------------------------------------------------------------------------- /vp/src/core/rv32/mmu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/mmu.h -------------------------------------------------------------------------------- /vp/src/core/rv32/syscall.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/syscall.cpp -------------------------------------------------------------------------------- /vp/src/core/rv32/syscall.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/syscall.h -------------------------------------------------------------------------------- /vp/src/core/rv32/syscall_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/syscall_if.h -------------------------------------------------------------------------------- /vp/src/core/rv32/timing/timing_external.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/timing/timing_external.h -------------------------------------------------------------------------------- /vp/src/core/rv32/timing/timing_simple.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv32/timing/timing_simple.h -------------------------------------------------------------------------------- /vp/src/core/rv64/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/core/rv64/csr.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/csr.h -------------------------------------------------------------------------------- /vp/src/core/rv64/elf_loader.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/elf_loader.h -------------------------------------------------------------------------------- /vp/src/core/rv64/iss.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/iss.cpp -------------------------------------------------------------------------------- /vp/src/core/rv64/iss.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/iss.h -------------------------------------------------------------------------------- /vp/src/core/rv64/mem.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/mem.h -------------------------------------------------------------------------------- /vp/src/core/rv64/mem_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/mem_if.h -------------------------------------------------------------------------------- /vp/src/core/rv64/mmu.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/mmu.h -------------------------------------------------------------------------------- /vp/src/core/rv64/syscall.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/syscall.cpp -------------------------------------------------------------------------------- /vp/src/core/rv64/syscall.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/syscall.h -------------------------------------------------------------------------------- /vp/src/core/rv64/syscall_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/core/rv64/syscall_if.h -------------------------------------------------------------------------------- /vp/src/platform/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/basic/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/basic/basic_timer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/basic_timer.h -------------------------------------------------------------------------------- /vp/src/platform/basic/display.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/display.cpp -------------------------------------------------------------------------------- /vp/src/platform/basic/display.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/display.hpp -------------------------------------------------------------------------------- /vp/src/platform/basic/dma.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/dma.h -------------------------------------------------------------------------------- /vp/src/platform/basic/ethernet.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/ethernet.cpp -------------------------------------------------------------------------------- /vp/src/platform/basic/ethernet.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/ethernet.h -------------------------------------------------------------------------------- /vp/src/platform/basic/flash.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/flash.h -------------------------------------------------------------------------------- /vp/src/platform/basic/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/main.cpp -------------------------------------------------------------------------------- /vp/src/platform/basic/random_source.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/random_source.h -------------------------------------------------------------------------------- /vp/src/platform/basic/sensor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/sensor.h -------------------------------------------------------------------------------- /vp/src/platform/basic/sensor2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/basic/sensor2.h -------------------------------------------------------------------------------- /vp/src/platform/common/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/common/async_event.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/async_event.h -------------------------------------------------------------------------------- /vp/src/platform/common/bus.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/bus.h -------------------------------------------------------------------------------- /vp/src/platform/common/fd_abstract_uart.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/fd_abstract_uart.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/fd_abstract_uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/fd_abstract_uart.h -------------------------------------------------------------------------------- /vp/src/platform/common/fe310_plic.cpp: -------------------------------------------------------------------------------- 1 | #include "fe310_plic.h" 2 | -------------------------------------------------------------------------------- /vp/src/platform/common/fe310_plic.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/fe310_plic.h -------------------------------------------------------------------------------- /vp/src/platform/common/fu540_plic.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/fu540_plic.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/fu540_plic.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/fu540_plic.h -------------------------------------------------------------------------------- /vp/src/platform/common/memory.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/memory.h -------------------------------------------------------------------------------- /vp/src/platform/common/memory_mapped_file.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/memory_mapped_file.h -------------------------------------------------------------------------------- /vp/src/platform/common/options.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/options.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/options.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/options.h -------------------------------------------------------------------------------- /vp/src/platform/common/slip.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/slip.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/slip.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/slip.h -------------------------------------------------------------------------------- /vp/src/platform/common/terminal.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/terminal.h -------------------------------------------------------------------------------- /vp/src/platform/common/uart.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/uart.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/uart.h -------------------------------------------------------------------------------- /vp/src/platform/common/uart16550.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/uart16550.h -------------------------------------------------------------------------------- /vp/src/platform/common/uart_if.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/uart_if.cpp -------------------------------------------------------------------------------- /vp/src/platform/common/uart_if.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/uart_if.h -------------------------------------------------------------------------------- /vp/src/platform/common/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/common/util.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/hifive/aon.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/aon.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/can.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/can.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/90-slcan.rules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can/90-slcan.rules -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/CAN-Howto.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can/CAN-Howto.md -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/cantest.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can/cantest.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/mcp_can_dfs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can/mcp_can_dfs.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/slcan_add.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/can/slcan_add.sh -------------------------------------------------------------------------------- /vp/src/platform/hifive/can/slcan_remove.sh: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | # Remove the USBCAN device 3 | pkill slcand 4 | -------------------------------------------------------------------------------- /vp/src/platform/hifive/gpio.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/gpio.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/gpio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/gpio.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/hifive_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/hifive_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/maskROM.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/maskROM.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/oled/common.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/oled/common.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/oled/common.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/oled/common.hpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/oled/oled.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/oled/oled.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/oled/oled.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/oled/oled.hpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/otp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/otp.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/prci.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/prci.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/spi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/spi.h -------------------------------------------------------------------------------- /vp/src/platform/hifive/tunnel-uart.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/tunnel-uart.cpp -------------------------------------------------------------------------------- /vp/src/platform/hifive/tunnel-uart.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hifive/tunnel-uart.hpp -------------------------------------------------------------------------------- /vp/src/platform/hwitl/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hwitl/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/hwitl/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hwitl/main.cpp -------------------------------------------------------------------------------- /vp/src/platform/hwitl/virtual_bus_tlm_connector.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hwitl/virtual_bus_tlm_connector.cpp -------------------------------------------------------------------------------- /vp/src/platform/hwitl/virtual_bus_tlm_connector.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/hwitl/virtual_bus_tlm_connector.hpp -------------------------------------------------------------------------------- /vp/src/platform/linux/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/linux/linux_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux/linux_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/linux/prci.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux/prci.h -------------------------------------------------------------------------------- /vp/src/platform/linux32/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux32/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/linux32/linux32_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux32/linux32_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/linux32/prci.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/linux32/prci.h -------------------------------------------------------------------------------- /vp/src/platform/microrv32/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/microrv32/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/microrv32/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/microrv32/main.cpp -------------------------------------------------------------------------------- /vp/src/platform/microrv32/microrv32_gpio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/microrv32/microrv32_gpio.h -------------------------------------------------------------------------------- /vp/src/platform/microrv32/microrv32_led.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/microrv32/microrv32_led.h -------------------------------------------------------------------------------- /vp/src/platform/microrv32/microrv32_uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/microrv32/microrv32_uart.h -------------------------------------------------------------------------------- /vp/src/platform/test32/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/test32/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/test32/htif.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/test32/htif.h -------------------------------------------------------------------------------- /vp/src/platform/test32/test32_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/test32/test32_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/tiny32-mc/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny32-mc/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/tiny32-mc/mc_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny32-mc/mc_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/tiny32/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny32/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/tiny32/tiny32_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny32/tiny32_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/tiny64-mc/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny64-mc/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/tiny64-mc/mc_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny64-mc/mc_main.cpp -------------------------------------------------------------------------------- /vp/src/platform/tiny64/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny64/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/platform/tiny64/tiny64_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/platform/tiny64/tiny64_main.cpp -------------------------------------------------------------------------------- /vp/src/util/common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/common.h -------------------------------------------------------------------------------- /vp/src/util/elegantEnums.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/elegantEnums.cpp -------------------------------------------------------------------------------- /vp/src/util/elegantEnums.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/elegantEnums.hpp -------------------------------------------------------------------------------- /vp/src/util/gtkwave_riscv-filter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/gtkwave_riscv-filter.py -------------------------------------------------------------------------------- /vp/src/util/gtkwave_riscv-filter/.gitignore: -------------------------------------------------------------------------------- 1 | build/ 2 | -------------------------------------------------------------------------------- /vp/src/util/gtkwave_riscv-filter/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/gtkwave_riscv-filter/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/util/gtkwave_riscv-filter/riscv-filter.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/gtkwave_riscv-filter/riscv-filter.cpp -------------------------------------------------------------------------------- /vp/src/util/memory_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/memory_map.h -------------------------------------------------------------------------------- /vp/src/util/options.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/options.h -------------------------------------------------------------------------------- /vp/src/util/tlm_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/util/tlm_map.h -------------------------------------------------------------------------------- /vp/src/vendor/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/CMakeLists.txt -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_add.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_classify.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_classify.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_div.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_eq.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_eq_signaling.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_eq_signaling.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_isSignalingNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_isSignalingNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_le.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_le_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_le_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_lt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_lt_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_lt_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_mul.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_mulAdd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_mulAdd.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_rem.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_rem.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_roundToInt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_roundToInt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_sqrt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_sub.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_sub.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_i32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_i32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_i32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_i32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_i64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_i64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_i64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_i64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_ui32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_ui32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_ui32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_ui32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_ui64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_ui64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f128_to_ui64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f128_to_ui64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_add.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_div.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_eq.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_eq_signaling.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_eq_signaling.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_isSignalingNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_isSignalingNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_le.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_le_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_le_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_lt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_lt_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_lt_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_mul.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_mulAdd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_mulAdd.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_rem.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_rem.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_roundToInt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_roundToInt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_sqrt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_sub.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_sub.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_i32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_i32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_i32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_i32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_i64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_i64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_i64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_i64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_ui32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_ui32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_ui32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_ui32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_ui64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_ui64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f16_to_ui64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f16_to_ui64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_add.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_classify.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_classify.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_div.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_eq.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_eq_signaling.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_eq_signaling.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_isSignalingNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_isSignalingNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_le.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_le_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_le_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_lt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_lt_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_lt_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_mul.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_mulAdd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_mulAdd.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_rem.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_rem.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_roundToInt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_roundToInt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_sqrt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_sub.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_sub.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_i32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_i32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_i32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_i32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_i64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_i64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_i64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_i64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_ui32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_ui32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_ui32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_ui32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_ui64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_ui64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f32_to_ui64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f32_to_ui64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_add.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_classify.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_classify.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_div.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_eq.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_eq_signaling.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_eq_signaling.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_isSignalingNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_isSignalingNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_le.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_le_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_le_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_lt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_lt_quiet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_lt_quiet.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_mul.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_mulAdd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_mulAdd.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_rem.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_rem.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_roundToInt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_roundToInt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_sqrt.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_sub.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_sub.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_i32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_i32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_i32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_i32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_i64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_i64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_i64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_i64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_ui32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_ui32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_ui32_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_ui32_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_ui64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_ui64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/f64_to_ui64_r_minMag.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/f64_to_ui64_r_minMag.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i32_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i32_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i32_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i32_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i32_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i32_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i32_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i32_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i64_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i64_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i64_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i64_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i64_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i64_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/i64_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/i64_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/internals.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/internals.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/platform.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/platform.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/primitiveTypes.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/primitiveTypes.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/primitives.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/primitives.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/softfloat.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/softfloat.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/softfloat.hpp: -------------------------------------------------------------------------------- 1 | #pragma once 2 | extern "C" { 3 | #include "softfloat.h" 4 | } 5 | -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/softfloat_types.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/softfloat_types.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/include/softfloat/specialize.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/include/softfloat/specialize.h -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_add128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_add128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_add256M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_add256M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addCarryM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addCarryM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addComplCarryM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addComplCarryM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addMagsF128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addMagsF128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addMagsF16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addMagsF16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addMagsF32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addMagsF32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_addMagsF64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_addMagsF64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_approxRecip32_1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_approxRecip32_1.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_approxRecipSqrt32_1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_approxRecipSqrt32_1.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_approxRecipSqrt_1Ks.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_approxRecipSqrt_1Ks.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_approxRecip_1Ks.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_approxRecip_1Ks.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_commonNaNToF128UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_commonNaNToF128UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_commonNaNToF16UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_commonNaNToF16UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_commonNaNToF32UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_commonNaNToF32UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_commonNaNToF64UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_commonNaNToF64UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_compare128M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_compare128M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_compare96M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_compare96M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_countLeadingZeros16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_countLeadingZeros16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_countLeadingZeros32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_countLeadingZeros32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_countLeadingZeros64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_countLeadingZeros64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_countLeadingZeros8.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_countLeadingZeros8.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_eq128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_eq128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_f128UIToCommonNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_f128UIToCommonNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_f16UIToCommonNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_f16UIToCommonNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_f32UIToCommonNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_f32UIToCommonNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_f64UIToCommonNaN.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_f64UIToCommonNaN.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_le128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_le128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_lt128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_lt128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul128By32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul128By32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul128MTo256M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul128MTo256M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul128To256M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul128To256M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul64ByShifted32To128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul64ByShifted32To128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul64To128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul64To128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mul64To128M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mul64To128M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mulAddF128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mulAddF128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mulAddF16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mulAddF16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mulAddF32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mulAddF32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_mulAddF64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_mulAddF64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_negXM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_negXM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normRoundPackToF128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normRoundPackToF128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normRoundPackToF16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normRoundPackToF16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normRoundPackToF32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normRoundPackToF32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normRoundPackToF64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normRoundPackToF64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normSubnormalF128Sig.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normSubnormalF128Sig.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normSubnormalF16Sig.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normSubnormalF16Sig.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normSubnormalF32Sig.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normSubnormalF32Sig.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_normSubnormalF64Sig.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_normSubnormalF64Sig.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_propagateNaNF128UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_propagateNaNF128UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_propagateNaNF16UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_propagateNaNF16UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_propagateNaNF32UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_propagateNaNF32UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_propagateNaNF64UI.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_propagateNaNF64UI.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_remStepMBy32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_remStepMBy32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundMToI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundMToI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundMToUI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundMToUI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackMToI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackMToI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackMToUI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackMToUI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToF128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToF128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToF16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToF16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToF32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToF32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToF64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToF64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToI32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToI32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToUI32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToUI32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundPackToUI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundPackToUI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundToI32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundToI32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundToI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundToI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundToUI32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundToUI32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_roundToUI64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_roundToUI64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam128Extra.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam128Extra.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam256M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam256M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shiftRightJam64Extra.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shiftRightJam64Extra.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftLeft128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftLeft128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftLeft64To96M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftLeft64To96M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRight128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRight128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightExtendM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightExtendM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightJam128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightJam128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightJam128Extra.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightJam128Extra.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightJam64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightJam64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightJam64Extra.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightJam64Extra.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_shortShiftRightM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_shortShiftRightM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_sub128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_sub128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_sub1XM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_sub1XM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_sub256M.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_sub256M.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_subM.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_subM.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_subMagsF128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_subMagsF128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_subMagsF16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_subMagsF16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_subMagsF32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_subMagsF32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/s_subMagsF64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/s_subMagsF64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/softfloat_raiseFlags.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/softfloat_raiseFlags.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/softfloat_state.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/softfloat_state.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui32_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui32_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui32_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui32_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui32_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui32_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui32_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui32_to_f64.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui64_to_f128.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui64_to_f128.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui64_to_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui64_to_f16.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui64_to_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui64_to_f32.c -------------------------------------------------------------------------------- /vp/src/vendor/softfloat/ui64_to_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/agra-uni-bremen/riscv-vp/HEAD/vp/src/vendor/softfloat/ui64_to_f64.c --------------------------------------------------------------------------------