├── .github ├── FUNDING.yml └── ISSUE_TEMPLATE │ └── module-request.md ├── .gitignore ├── Adders ├── FA.v ├── HA.v ├── nBitCarryLookAheadAdder.v └── nBitRippleCarryAdder.v ├── CONTRIBUTING.md ├── Counters ├── nBitCounter.v └── nBitJohnsonCounter.v ├── FFs ├── DFF │ ├── DFF.v │ ├── DFF_AsyncClear.v │ └── DFF_SyncClear.v ├── JKFF │ ├── JKFF.v │ ├── JKFF_AsyncClear.v │ └── JKFF_SyncClear.v └── TFF │ ├── TFF.v │ ├── TFF_AsyncClear.v │ └── TFF_SyncClear.v ├── LICENSE ├── Multiplexers and De-Multiplexers ├── deMUX1To2n.v └── mux2nTo1.v ├── Multipliers ├── boothMultiplier4Bit.v ├── serialParallelMultiplier4Bit.v └── wallaceTreeMultiplier8Bit.v ├── README.md ├── barrelShifterNBit.v ├── clkDivider.v ├── clock.v ├── dLatch.v ├── designExampleDDMano.v ├── fifo.v ├── lfsr.v ├── memory.v ├── nBitShiftRegister.v ├── patternDetector.v ├── switchDebouncer.v ├── testbench.v └── twoComplementer.v /.github/FUNDING.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/.github/FUNDING.yml -------------------------------------------------------------------------------- /.github/ISSUE_TEMPLATE/module-request.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/.github/ISSUE_TEMPLATE/module-request.md -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/.gitignore -------------------------------------------------------------------------------- /Adders/FA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Adders/FA.v -------------------------------------------------------------------------------- /Adders/HA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Adders/HA.v -------------------------------------------------------------------------------- /Adders/nBitCarryLookAheadAdder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Adders/nBitCarryLookAheadAdder.v -------------------------------------------------------------------------------- /Adders/nBitRippleCarryAdder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Adders/nBitRippleCarryAdder.v -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /Counters/nBitCounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Counters/nBitCounter.v -------------------------------------------------------------------------------- /Counters/nBitJohnsonCounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Counters/nBitJohnsonCounter.v -------------------------------------------------------------------------------- /FFs/DFF/DFF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/DFF/DFF.v -------------------------------------------------------------------------------- /FFs/DFF/DFF_AsyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/DFF/DFF_AsyncClear.v -------------------------------------------------------------------------------- /FFs/DFF/DFF_SyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/DFF/DFF_SyncClear.v -------------------------------------------------------------------------------- /FFs/JKFF/JKFF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/JKFF/JKFF.v -------------------------------------------------------------------------------- /FFs/JKFF/JKFF_AsyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/JKFF/JKFF_AsyncClear.v -------------------------------------------------------------------------------- /FFs/JKFF/JKFF_SyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/JKFF/JKFF_SyncClear.v -------------------------------------------------------------------------------- /FFs/TFF/TFF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/TFF/TFF.v -------------------------------------------------------------------------------- /FFs/TFF/TFF_AsyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/TFF/TFF_AsyncClear.v -------------------------------------------------------------------------------- /FFs/TFF/TFF_SyncClear.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/FFs/TFF/TFF_SyncClear.v -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/LICENSE -------------------------------------------------------------------------------- /Multiplexers and De-Multiplexers/deMUX1To2n.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Multiplexers and De-Multiplexers/deMUX1To2n.v -------------------------------------------------------------------------------- /Multiplexers and De-Multiplexers/mux2nTo1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Multiplexers and De-Multiplexers/mux2nTo1.v -------------------------------------------------------------------------------- /Multipliers/boothMultiplier4Bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Multipliers/boothMultiplier4Bit.v -------------------------------------------------------------------------------- /Multipliers/serialParallelMultiplier4Bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Multipliers/serialParallelMultiplier4Bit.v -------------------------------------------------------------------------------- /Multipliers/wallaceTreeMultiplier8Bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/Multipliers/wallaceTreeMultiplier8Bit.v -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/README.md -------------------------------------------------------------------------------- /barrelShifterNBit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/barrelShifterNBit.v -------------------------------------------------------------------------------- /clkDivider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/clkDivider.v -------------------------------------------------------------------------------- /clock.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/clock.v -------------------------------------------------------------------------------- /dLatch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/dLatch.v -------------------------------------------------------------------------------- /designExampleDDMano.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/designExampleDDMano.v -------------------------------------------------------------------------------- /fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/fifo.v -------------------------------------------------------------------------------- /lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/lfsr.v -------------------------------------------------------------------------------- /memory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/memory.v -------------------------------------------------------------------------------- /nBitShiftRegister.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/nBitShiftRegister.v -------------------------------------------------------------------------------- /patternDetector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/patternDetector.v -------------------------------------------------------------------------------- /switchDebouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/switchDebouncer.v -------------------------------------------------------------------------------- /testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/testbench.v -------------------------------------------------------------------------------- /twoComplementer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/aklsh/getting-started-with-verilog/HEAD/twoComplementer.v --------------------------------------------------------------------------------