├── .gitignore ├── Makefile ├── README.md ├── a10_soc_devkit_ghrd_pro ├── .gitignore ├── Makefile ├── README.md ├── construct_subsys_dp.tcl ├── construct_subsys_jtag_master.tcl ├── construct_subsys_mixer.tcl ├── construct_subsys_pcie.tcl ├── construct_subsys_peripheral.tcl ├── construct_subsys_pr_region.tcl ├── construct_subsys_sgmii.tcl ├── construct_subsys_tse.tcl ├── create_ghrd_qsys.tcl ├── create_ghrd_quartus.tcl ├── create_ghrd_top.tcl ├── create_pr_revision.tcl ├── custom_ip │ ├── ack_delay_logic │ │ └── ack_delay_logic.sv │ ├── altera_a10_gmii_to_sgmii │ │ └── altera_gmii_to_sgmii_converter_hw.tcl │ ├── debounce │ │ └── debounce.v │ ├── diffin │ │ └── construct_diffin.tcl │ └── edge_detect │ │ └── altera_edge_detector.v ├── design_config.tcl ├── fpga_dp.sdc ├── fpga_niosii.sdc ├── fpga_pcie.sdc ├── fpga_pr.sdc ├── fpga_sgmii.sdc ├── ghrd_reset.tcl ├── ghrd_sc_script.tcl ├── ghrd_timing.sdc ├── hps_sgmii.sdc ├── jtag.sdc ├── top_level_template.v.terp ├── update_sysid.tcl └── utils.tcl ├── agilex5_soc_devkit_ghrd ├── .gitignore ├── Makefile ├── Makefile.old ├── README.md ├── arguments_solver.tcl ├── board │ ├── Makefile │ ├── board_DK-A5E065BB32AES1_config.tcl │ ├── board_DK-A5E065BB32AES1_emif_setting.tcl │ ├── board_DK-A5E065BB32AES1_make_config.inc │ ├── board_DK-A5E065BB32AES1_pin_assignment_table.tcl │ ├── board_MK-A5E065BB32AES1_config.tcl │ ├── board_MK-A5E065BB32AES1_emif_setting.tcl │ ├── board_MK-A5E065BB32AES1_make_config.inc │ ├── board_MK-A5E065BB32AES1_pin_assignment_table.tcl │ ├── board_bbr_config.tcl │ ├── board_bbr_emif_setting.tcl │ ├── board_bbr_make_config.inc │ ├── board_bbr_pin_assignment_table.tcl │ ├── board_cvr_config.tcl │ ├── board_cvr_emif_setting.tcl │ ├── board_cvr_make_config.inc │ ├── board_cvr_pin_assignment_table.tcl │ ├── board_lbm_config.tcl │ ├── board_lbm_emif_setting.tcl │ ├── board_lbm_make_config.inc │ ├── board_lbm_pin_assignment_table.tcl │ └── preset_files │ │ ├── ddr4 │ │ ├── DDR4-1600L_800MHz_CL12_alloff_component_1CS_1D_16Gb_1Gx16.qprs │ │ ├── DDR4-1600L_800MHz_CL12_alloff_component_1CS_DDP_32Gb_2Gx16.qprs │ │ ├── DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs │ │ ├── DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_2Gx8.qprs │ │ ├── DDR4-1866M_933MHz_CL13_alloff_component_1CS_DDP_32Gb_2Gx16.qprs │ │ ├── DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_1Gx16.qprs │ │ ├── DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_2Gx8.qprs │ │ ├── DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_16Gb_1Gx16.qprs │ │ ├── DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_32Gb_2Gx16.qprs │ │ ├── DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_1Gx16.qprs │ │ ├── DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_2Gx8.qprs │ │ ├── DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_16Gb_1Gx16.qprs │ │ └── DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_32Gb_2Gx16.qprs │ │ ├── lpddr4 │ │ ├── LPDDR4-1600_CL14_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_800MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-1CPR-8Gb(8Gb_Total)_x8_CK_1066MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs~ │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_933MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_1066MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_933MHz.qprs │ │ ├── LPDDR4-2133_CL20_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_933MHz.qprs │ │ ├── LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs │ │ ├── LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs~ │ │ ├── LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_8Gb(16Gb_Total)x16_CK_1200MHz.qprs │ │ └── LPDDR4-2667_CL24_Component_Single-Channel_1R_1CPR_8Gb(8Gb_Total)x8_CK_1200MHz.qprs │ │ └── lpddr5 │ │ ├── LPDDR5-1600_CL5_Component_Dual-Channel-1R-1CPR-16Gb(32GbTotal)_x16_WCK_800MHz.qprs │ │ ├── LPDDR5-1600_CL5_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_800MHz.qprs │ │ ├── LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1066MHz.qprs │ │ ├── LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_933MHz.qprs │ │ ├── LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1066MHz.qprs │ │ ├── LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_933MHz.qprs │ │ ├── LPDDR5-2750_CL8_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1200MHz.qprs │ │ └── LPDDR5-2750_CL8_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1200MHz.qprs ├── build.module ├── construct_agilex_emif.tcl ├── create_ghrd_qsys.tcl ├── create_ghrd_quartus.tcl ├── create_ghrd_top.tcl ├── custom_ip │ ├── Makefile │ ├── debounce │ │ └── debounce.v │ ├── f2sdram_adapter │ │ └── f2sdram_adapter_hw.tcl │ └── reset_sync │ │ └── altera_reset_synchronizer.v ├── design_config.tcl ├── fpga_rgmii_subsys │ ├── Makefile │ ├── alt_construct_subsys_fpga_rgmii.tcl │ └── construct_subsys_fpga_rgmii.tcl ├── hps_subsys │ ├── Makefile │ ├── agilex_hps_io48_delay_chain_solver.tcl │ ├── agilex_hps_parameter_solver.tcl │ ├── agilex_hps_pinmux_solver.tcl │ ├── agilex_io48.tcl │ ├── construct_subsys_hps.tcl │ └── hw_flow.sh ├── issp_reset.tcl ├── jtag.sdc ├── jtag_subsys │ ├── Makefile │ ├── construct_subsys_jtag_master.tcl │ └── hw_flow.sh ├── peripheral_subsys │ ├── Makefile │ ├── construct_subsys_peripheral.tcl │ └── hw_flow.sh ├── scripts │ ├── config_fmt.awk │ └── config_parzer.awk ├── software │ └── hps_debug │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ ├── build.sh │ │ └── hps_wipe.s ├── top_level_sdc_template.sdc.terp ├── top_level_template.v.terp ├── update_sysid.tcl └── utils.tcl ├── agilex_soc_devkit_ghrd ├── Makefile ├── README.md ├── add_sdc_post_qsys.tcl ├── agilex_hps_io48_delay_chain_solver.tcl ├── agilex_hps_parameter_solver.tcl ├── agilex_hps_pinmux_solver.tcl ├── agilex_io48.tcl ├── arguments_solver.tcl ├── board │ ├── board_DK-DEV-AGF023FA_config.tcl │ ├── board_DK-DEV-AGF023FA_emif_setting.tcl │ ├── board_DK-DEV-AGF023FA_make_config.inc │ ├── board_DK-DEV-AGF023FA_pin_assignment_table.tcl │ ├── board_DK-SI-AGF014E_config.tcl │ ├── board_DK-SI-AGF014E_emif_setting.tcl │ ├── board_DK-SI-AGF014E_make_config.inc │ ├── board_DK-SI-AGF014E_pin_assignment_table.tcl │ ├── board_devkit_fm86_config.tcl │ ├── board_devkit_fm86_emif_setting.tcl │ ├── board_devkit_fm86_make_config.inc │ ├── board_devkit_fm86_pin_assignment_table.tcl │ ├── board_devkit_fm87_config.tcl │ ├── board_devkit_fm87_emif_setting.tcl │ ├── board_devkit_fm87_make_config.inc │ ├── board_devkit_fm87_pin_assignment_table.tcl │ ├── board_devkit_fp82_config.tcl │ ├── board_devkit_fp82_emif_setting.tcl │ ├── board_devkit_fp82_make_config.inc │ └── board_devkit_fp82_pin_assignment_table.tcl ├── construct_agilex_emif.tcl ├── construct_hps.tcl ├── construct_subsys_etile_25gbe.tcl ├── construct_subsys_etile_25gbe_1588_ctrl.tcl ├── construct_subsys_etile_25gbe_rx_dma.tcl ├── construct_subsys_etile_25gbe_tx_dma.tcl ├── construct_subsys_etile_tod.tcl ├── construct_subsys_hbm.tcl ├── construct_subsys_jtag_master.tcl ├── construct_subsys_niosv.tcl ├── construct_subsys_pcie.tcl ├── construct_subsys_peripheral.tcl ├── construct_subsys_pr_region.tcl ├── construct_subsys_sgmii.tcl ├── create_ghrd_qsys.tcl ├── create_ghrd_quartus.tcl ├── create_ghrd_top.tcl ├── create_pr_revision.tcl ├── custom_ip │ ├── ack_delay_logic │ │ └── ack_delay_logic.sv │ ├── agilex_etile_hip_adapter │ │ ├── etile_hip_adapter.v │ │ └── etile_hip_adapter_hw.tcl │ ├── altera_eth_fifo_pause_ctrl_adapter │ │ ├── altera_eth_fifo_pause_ctrl_adapter.v │ │ └── altera_eth_fifo_pause_ctrl_adapter_hw.tcl │ ├── debounce │ │ └── debounce.v │ ├── edge_detect │ │ └── altera_edge_detector.v │ ├── eth_tod_load_off │ │ ├── eth_tod_load_off.v │ │ └── eth_tod_load_off_hw.tcl │ ├── ethernet_ptp_ip │ │ ├── eth_rx_timestamp_adapter │ │ │ ├── eth_rx_timestamp_adapter.v │ │ │ └── eth_rx_timestamp_adapter_hw.tcl │ │ ├── eth_tod_distributor │ │ │ ├── eth_tod_distributor.v │ │ │ └── eth_tod_distributor_hw.tcl │ │ ├── eth_ts_fingerprint_compare │ │ │ ├── eth_ts_fingerprint_compare.v │ │ │ └── eth_ts_fingerprint_compare_hw.tcl │ │ ├── eth_tx_dma_timestamp_req │ │ │ ├── eth_tx_dma_timestamp_req.v │ │ │ └── eth_tx_dma_timestamp_req_hw.tcl │ │ ├── eth_tx_timestamp_adapter │ │ │ ├── eth_tx_timestamp_adapter.v │ │ │ └── eth_tx_timestamp_adapter_hw.tcl │ │ ├── start_tod_sync │ │ │ ├── start_tod_sync.v │ │ │ └── start_tod_sync_hw.tcl │ │ └── tod_mux │ │ │ ├── tod_mux.v │ │ │ └── tod_mux_hw.tcl │ ├── hps_adapter │ │ ├── hps_adapter.sv │ │ ├── hps_adapter_dcfifo_s.sv │ │ ├── hps_adapter_hw.tcl │ │ └── hps_adapter_util.sv │ ├── prefetcher_ts_insert │ │ ├── altera_msgdma_prefetcher_ts_insert.v │ │ └── altera_msgdma_prefetcher_ts_insert_hw.tcl │ ├── reset_sync │ │ └── altera_reset_synchronizer.v │ └── sgpio_slave │ │ └── sgpio_slave.v ├── design_config.tcl ├── etile_10gbe_da_drc.dawf ├── etile_25gbe.sdc ├── etile_25gbe_da_drc.dawf ├── etile_dr_da_drc.dawf ├── fpga_pcie.sdc ├── fpga_pr.sdc ├── issp_reset.tcl ├── jtag.sdc ├── pin_assign_agilex_emif.tcl ├── sgmii_timing.sdc ├── software │ └── hps_debug │ │ ├── Makefile │ │ ├── Makefile_ARMCLANG.inc │ │ ├── Makefile_GCC.inc │ │ ├── README.md │ │ ├── hps_debug.S │ │ └── scatter.scat ├── top_level_sdc_template.sdc.terp ├── top_level_template.v.terp ├── update_sysid.tcl └── utils.tcl ├── cv_soc_devkit_ghrd ├── Makefile ├── README.md ├── construct_subsys_pcie.tcl ├── create_ghrd_qsys.tcl ├── create_ghrd_quartus.tcl ├── create_ghrd_top.tcl ├── design_config.tcl ├── ds5 │ └── altera_avalon_pio_led.ds ├── fpga_pcie.sdc ├── ghrd_reset.tcl ├── ghrd_sc_script.tcl ├── ip │ ├── debounce │ │ └── debounce.v │ ├── edge_detect │ │ └── altera_edge_detector.v │ └── reset_synchronizer │ │ ├── custom_reset_synchronizer_hw.tcl │ │ ├── reset_sync_block.sdc │ │ └── reset_sync_block.v ├── soc_system_timing.sdc └── top_level_template.v.terp ├── license.txt ├── requirements.txt └── s10_soc_devkit_ghrd ├── Makefile ├── README.md ├── add_sdc_post_qsys.tcl ├── arguments_solver.tcl ├── board ├── emif_configuration_devkit.tcl ├── emif_pin_assignment_table_devkit.tcl └── pin_assignment_table_devkit.tcl ├── construct_hps.tcl ├── construct_ip_alt_mge_10gbe_1588.tcl ├── construct_niosii.tcl ├── construct_s10_emif.tcl ├── construct_subsys_10gbe_addr_decoder.tcl ├── construct_subsys_jtag_master.tcl ├── construct_subsys_mge.tcl ├── construct_subsys_mge_10gbe_1588_ctrl.tcl ├── construct_subsys_mge_10gbe_1588_dma.tcl ├── construct_subsys_mge_rx_dma.tcl ├── construct_subsys_mge_tx_dma.tcl ├── construct_subsys_pcie.tcl ├── construct_subsys_peripheral.tcl ├── construct_subsys_pr_region.tcl ├── create_ghrd_qsys.tcl ├── create_ghrd_quartus.tcl ├── create_ghrd_top.tcl ├── create_pr_revision.tcl ├── custom_ip ├── ack_delay_logic │ └── ack_delay_logic.sv ├── altera_eth_fifo_pause_ctrl_adapter │ ├── altera_eth_fifo_pause_ctrl_adapter.v │ └── altera_eth_fifo_pause_ctrl_adapter_hw.tcl ├── avmm_feedthrough_bridge │ ├── avmm_feedthough_bridge.v │ └── avmm_feedthrough_bridge_hw.tcl ├── debounce │ └── debounce.v ├── edge_detect │ └── altera_edge_detector.v ├── ethernet_ptp_ip │ ├── eth_rx_timestamp_adapter │ │ ├── eth_rx_timestamp_adapter.v │ │ └── eth_rx_timestamp_adapter_hw.tcl │ ├── eth_ts_fingerprint_compare │ │ ├── eth_ts_fingerprint_compare.v │ │ └── eth_ts_fingerprint_compare_hw.tcl │ ├── eth_tx_dma_timestamp_req │ │ ├── eth_tx_dma_timestamp_req.v │ │ └── eth_tx_dma_timestamp_req_hw.tcl │ └── eth_tx_timestamp_adapter │ │ ├── eth_tx_timestamp_adapter.v │ │ └── eth_tx_timestamp_adapter_hw.tcl ├── prefetcher_ts_insert │ ├── altera_msgdma_prefetcher_ts_insert.v │ └── altera_msgdma_prefetcher_ts_insert_hw.tcl ├── reset_sync │ └── altera_reset_synchronizer.v └── s10_acp_adapter │ ├── s10_axi_bridge_for_acp_128.v │ └── s10_axi_bridge_for_acp_128_hw.tcl ├── design_config.tcl ├── fpga_i2c.sdc ├── fpga_mge.sdc ├── fpga_mge_10g.sdc ├── fpga_pcie.sdc ├── fpga_pr.sdc ├── issp_reset.tcl ├── jtag.sdc ├── pin_assign_s10_emif.tcl ├── s10_hps_io48_delay_chain_solver.tcl ├── s10_hps_parameter_solver.tcl ├── s10_hps_pinmux_solver.tcl ├── s10_io48.tcl ├── software ├── devicetree │ └── socfpga_stratix10_ghrd.dtsi └── hps_debug │ ├── Makefile │ ├── Makefile_ARMCLANG.inc │ ├── Makefile_GCC.inc │ ├── README.md │ ├── hps_debug.S │ └── scatter.scat ├── top_level_sdc_template.sdc.terp ├── top_level_template.v.terp ├── update_sysid.tcl └── utils.tcl /.gitignore: -------------------------------------------------------------------------------- 1 | /venv/ 2 | /install/ 3 | -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/README.md -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/.gitignore -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/Makefile -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/README.md -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_dp.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_dp.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_jtag_master.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_jtag_master.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_mixer.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_mixer.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_pcie.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_pcie.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_peripheral.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_peripheral.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_pr_region.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_pr_region.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_sgmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_sgmii.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/construct_subsys_tse.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/construct_subsys_tse.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/create_ghrd_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/create_ghrd_qsys.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/create_ghrd_quartus.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/create_ghrd_quartus.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/create_ghrd_top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/create_ghrd_top.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/create_pr_revision.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/create_pr_revision.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/custom_ip/ack_delay_logic/ack_delay_logic.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/custom_ip/ack_delay_logic/ack_delay_logic.sv -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/custom_ip/altera_a10_gmii_to_sgmii/altera_gmii_to_sgmii_converter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/custom_ip/altera_a10_gmii_to_sgmii/altera_gmii_to_sgmii_converter_hw.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/custom_ip/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/custom_ip/debounce/debounce.v -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/custom_ip/diffin/construct_diffin.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/custom_ip/diffin/construct_diffin.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/custom_ip/edge_detect/altera_edge_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/custom_ip/edge_detect/altera_edge_detector.v -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/design_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/design_config.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/fpga_dp.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/fpga_dp.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/fpga_niosii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/fpga_niosii.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/fpga_pcie.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/fpga_pcie.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/fpga_pr.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/fpga_pr.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/fpga_sgmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/fpga_sgmii.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/ghrd_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/ghrd_reset.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/ghrd_sc_script.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/ghrd_sc_script.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/ghrd_timing.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/ghrd_timing.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/hps_sgmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/hps_sgmii.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/jtag.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/jtag.sdc -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/top_level_template.v.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/top_level_template.v.terp -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/update_sysid.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/update_sysid.tcl -------------------------------------------------------------------------------- /a10_soc_devkit_ghrd_pro/utils.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/a10_soc_devkit_ghrd_pro/utils.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/.gitignore -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/Makefile.old: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/Makefile.old -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/README.md -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/arguments_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/arguments_solver.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_emif_setting.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_make_config.inc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_DK-A5E065BB32AES1_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_emif_setting.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_make_config.inc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_MK-A5E065BB32AES1_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_bbr_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_bbr_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_bbr_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_bbr_emif_setting.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_bbr_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_bbr_make_config.inc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_bbr_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_bbr_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_cvr_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_cvr_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_cvr_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_cvr_emif_setting.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_cvr_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_cvr_make_config.inc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_cvr_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_cvr_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_lbm_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_lbm_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_lbm_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_lbm_emif_setting.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_lbm_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_lbm_make_config.inc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/board_lbm_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/board_lbm_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1600L_800MHz_CL12_alloff_component_1CS_1D_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1600L_800MHz_CL12_alloff_component_1CS_1D_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1600L_800MHz_CL12_alloff_component_1CS_DDP_32Gb_2Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1600L_800MHz_CL12_alloff_component_1CS_DDP_32Gb_2Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_2Gx8.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_2Gx8.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_DDP_32Gb_2Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_DDP_32Gb_2Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_2Gx8.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_1D_16Gb_2Gx8.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_32Gb_2Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2133R_1066MHz_CL16_alloff_component_1CS_DDP_32Gb_2Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_2Gx8.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_1D_16Gb_2Gx8.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_16Gb_1Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_16Gb_1Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_32Gb_2Gx16.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/ddr4/DDR4-2400P_1200MHz_CL15_alloff_component_1CS_DDP_32Gb_2Gx16.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-1600_CL14_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_800MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-1600_CL14_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_800MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-1CPR-8Gb(8Gb_Total)_x8_CK_1066MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-1CPR-8Gb(8Gb_Total)_x8_CK_1066MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_1066MHz.qprs~ -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_933MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-16Gb(32Gb_Total)_x32_CK_933MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_1066MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_1066MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_933MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel-1R-2CPR-8Gb(16Gb_Total)_x16_CK_933MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_933MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2133_CL20_Component_Single-Channel_1R_1CPR_8Gb(8GbTotal)_x8_CK_933MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_16Gb(32Gb_Total)x32_CK_1200MHz.qprs~ -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_8Gb(16Gb_Total)x16_CK_1200MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2400_CL24_Component_Single-Channel_1R_2CPR_8Gb(16Gb_Total)x16_CK_1200MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2667_CL24_Component_Single-Channel_1R_1CPR_8Gb(8Gb_Total)x8_CK_1200MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr4/LPDDR4-2667_CL24_Component_Single-Channel_1R_1CPR_8Gb(8Gb_Total)x8_CK_1200MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-1600_CL5_Component_Dual-Channel-1R-1CPR-16Gb(32GbTotal)_x16_WCK_800MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-1600_CL5_Component_Dual-Channel-1R-1CPR-16Gb(32GbTotal)_x16_WCK_800MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-1600_CL5_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_800MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-1600_CL5_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_800MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1066MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1066MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_933MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_933MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1066MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1066MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_933MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2133_CL6_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_933MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2750_CL8_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1200MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2750_CL8_Component_Dual-Channel-1R-1CPR-16Gb_(32GbTotal)_x16_WCK_1200MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2750_CL8_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1200MHz.qprs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/board/preset_files/lpddr5/LPDDR5-2750_CL8_Component_Single-Channel-1R-1CPR-16Gb_(16GbTotal)_x16_WCK_1200MHz.qprs -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/build.module: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/build.module -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/construct_agilex_emif.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/construct_agilex_emif.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/create_ghrd_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/create_ghrd_qsys.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/create_ghrd_quartus.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/create_ghrd_quartus.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/create_ghrd_top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/create_ghrd_top.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/custom_ip/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/custom_ip/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/custom_ip/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/custom_ip/debounce/debounce.v -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/custom_ip/f2sdram_adapter/f2sdram_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/custom_ip/f2sdram_adapter/f2sdram_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/design_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/design_config.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/alt_construct_subsys_fpga_rgmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/alt_construct_subsys_fpga_rgmii.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/construct_subsys_fpga_rgmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/fpga_rgmii_subsys/construct_subsys_fpga_rgmii.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_io48_delay_chain_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_io48_delay_chain_solver.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_parameter_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_parameter_solver.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_pinmux_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/agilex_hps_pinmux_solver.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/agilex_io48.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/agilex_io48.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/construct_subsys_hps.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/construct_subsys_hps.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/hps_subsys/hw_flow.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/hps_subsys/hw_flow.sh -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/issp_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/issp_reset.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/jtag.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/jtag.sdc -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/jtag_subsys/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/jtag_subsys/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/jtag_subsys/construct_subsys_jtag_master.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/jtag_subsys/construct_subsys_jtag_master.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/jtag_subsys/hw_flow.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/jtag_subsys/hw_flow.sh -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/peripheral_subsys/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/peripheral_subsys/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/peripheral_subsys/construct_subsys_peripheral.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/peripheral_subsys/construct_subsys_peripheral.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/peripheral_subsys/hw_flow.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/peripheral_subsys/hw_flow.sh -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/scripts/config_fmt.awk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/scripts/config_fmt.awk -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/scripts/config_parzer.awk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/scripts/config_parzer.awk -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/software/hps_debug/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/software/hps_debug/.gitignore -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/software/hps_debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/software/hps_debug/Makefile -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/software/hps_debug/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/software/hps_debug/README.md -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/software/hps_debug/build.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/software/hps_debug/build.sh -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/software/hps_debug/hps_wipe.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/software/hps_debug/hps_wipe.s -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/top_level_sdc_template.sdc.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/top_level_sdc_template.sdc.terp -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/top_level_template.v.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/top_level_template.v.terp -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/update_sysid.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/update_sysid.tcl -------------------------------------------------------------------------------- /agilex5_soc_devkit_ghrd/utils.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex5_soc_devkit_ghrd/utils.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/Makefile -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/README.md -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/add_sdc_post_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/add_sdc_post_qsys.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/agilex_hps_io48_delay_chain_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/agilex_hps_io48_delay_chain_solver.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/agilex_hps_parameter_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/agilex_hps_parameter_solver.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/agilex_hps_pinmux_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/agilex_hps_pinmux_solver.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/agilex_io48.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/agilex_io48.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/arguments_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/arguments_solver.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_emif_setting.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_make_config.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-DEV-AGF023FA_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_emif_setting.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_make_config.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_DK-SI-AGF014E_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm86_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm86_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm86_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm86_emif_setting.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm86_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm86_make_config.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm86_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm86_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm87_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm87_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm87_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm87_emif_setting.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm87_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm87_make_config.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fm87_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fm87_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fp82_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fp82_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fp82_emif_setting.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fp82_emif_setting.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fp82_make_config.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fp82_make_config.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/board/board_devkit_fp82_pin_assignment_table.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/board/board_devkit_fp82_pin_assignment_table.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_agilex_emif.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_agilex_emif.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_hps.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_hps.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_1588_ctrl.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_1588_ctrl.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_rx_dma.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_rx_dma.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_tx_dma.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_etile_25gbe_tx_dma.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_etile_tod.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_etile_tod.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_hbm.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_hbm.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_jtag_master.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_jtag_master.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_niosv.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_niosv.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_pcie.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_pcie.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_peripheral.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_peripheral.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_pr_region.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_pr_region.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/construct_subsys_sgmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/construct_subsys_sgmii.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/create_ghrd_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/create_ghrd_qsys.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/create_ghrd_quartus.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/create_ghrd_quartus.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/create_ghrd_top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/create_ghrd_top.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/create_pr_revision.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/create_pr_revision.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ack_delay_logic/ack_delay_logic.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ack_delay_logic/ack_delay_logic.sv -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/agilex_etile_hip_adapter/etile_hip_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/agilex_etile_hip_adapter/etile_hip_adapter.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/agilex_etile_hip_adapter/etile_hip_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/agilex_etile_hip_adapter/etile_hip_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/debounce/debounce.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/edge_detect/altera_edge_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/edge_detect/altera_edge_detector.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/eth_tod_load_off/eth_tod_load_off.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/eth_tod_load_off/eth_tod_load_off.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/eth_tod_load_off/eth_tod_load_off_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/eth_tod_load_off/eth_tod_load_off_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tod_distributor/eth_tod_distributor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tod_distributor/eth_tod_distributor.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tod_distributor/eth_tod_distributor_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tod_distributor/eth_tod_distributor_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/start_tod_sync/start_tod_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/start_tod_sync/start_tod_sync.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/start_tod_sync/start_tod_sync_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/start_tod_sync/start_tod_sync_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/tod_mux/tod_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/tod_mux/tod_mux.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/tod_mux/tod_mux_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/tod_mux/tod_mux_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter.sv -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_dcfifo_s.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_dcfifo_s.sv -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_util.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/hps_adapter/hps_adapter_util.sv -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/custom_ip/sgpio_slave/sgpio_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/custom_ip/sgpio_slave/sgpio_slave.v -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/design_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/design_config.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/etile_10gbe_da_drc.dawf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/etile_10gbe_da_drc.dawf -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/etile_25gbe.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/etile_25gbe.sdc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/etile_25gbe_da_drc.dawf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/etile_25gbe_da_drc.dawf -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/etile_dr_da_drc.dawf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/etile_dr_da_drc.dawf -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/fpga_pcie.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/fpga_pcie.sdc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/fpga_pr.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/fpga_pr.sdc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/issp_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/issp_reset.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/jtag.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/jtag.sdc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/pin_assign_agilex_emif.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/pin_assign_agilex_emif.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/sgmii_timing.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/sgmii_timing.sdc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/Makefile -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/Makefile_ARMCLANG.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/Makefile_ARMCLANG.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/Makefile_GCC.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/Makefile_GCC.inc -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/README.md -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/hps_debug.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/hps_debug.S -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/software/hps_debug/scatter.scat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/software/hps_debug/scatter.scat -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/top_level_sdc_template.sdc.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/top_level_sdc_template.sdc.terp -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/top_level_template.v.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/top_level_template.v.terp -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/update_sysid.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/update_sysid.tcl -------------------------------------------------------------------------------- /agilex_soc_devkit_ghrd/utils.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/agilex_soc_devkit_ghrd/utils.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/Makefile -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/README.md -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/construct_subsys_pcie.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/construct_subsys_pcie.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/create_ghrd_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/create_ghrd_qsys.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/create_ghrd_quartus.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/create_ghrd_quartus.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/create_ghrd_top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/create_ghrd_top.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/design_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/design_config.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ds5/altera_avalon_pio_led.ds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ds5/altera_avalon_pio_led.ds -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/fpga_pcie.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/fpga_pcie.sdc -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ghrd_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ghrd_reset.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ghrd_sc_script.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ghrd_sc_script.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ip/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ip/debounce/debounce.v -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ip/edge_detect/altera_edge_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ip/edge_detect/altera_edge_detector.v -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ip/reset_synchronizer/custom_reset_synchronizer_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ip/reset_synchronizer/custom_reset_synchronizer_hw.tcl -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ip/reset_synchronizer/reset_sync_block.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ip/reset_synchronizer/reset_sync_block.sdc -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/ip/reset_synchronizer/reset_sync_block.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/ip/reset_synchronizer/reset_sync_block.v -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/soc_system_timing.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/soc_system_timing.sdc -------------------------------------------------------------------------------- /cv_soc_devkit_ghrd/top_level_template.v.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/cv_soc_devkit_ghrd/top_level_template.v.terp -------------------------------------------------------------------------------- /license.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/license.txt -------------------------------------------------------------------------------- /requirements.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/Makefile -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/README.md -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/add_sdc_post_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/add_sdc_post_qsys.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/arguments_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/arguments_solver.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/board/emif_configuration_devkit.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/board/emif_configuration_devkit.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/board/emif_pin_assignment_table_devkit.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/board/emif_pin_assignment_table_devkit.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/board/pin_assignment_table_devkit.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/board/pin_assignment_table_devkit.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_hps.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_hps.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_ip_alt_mge_10gbe_1588.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_ip_alt_mge_10gbe_1588.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_niosii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_niosii.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_s10_emif.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_s10_emif.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_10gbe_addr_decoder.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_10gbe_addr_decoder.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_jtag_master.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_jtag_master.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_mge.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_mge.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_mge_10gbe_1588_ctrl.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_mge_10gbe_1588_ctrl.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_mge_10gbe_1588_dma.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_mge_10gbe_1588_dma.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_mge_rx_dma.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_mge_rx_dma.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_mge_tx_dma.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_mge_tx_dma.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_pcie.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_pcie.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_peripheral.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_peripheral.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/construct_subsys_pr_region.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/construct_subsys_pr_region.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/create_ghrd_qsys.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/create_ghrd_qsys.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/create_ghrd_quartus.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/create_ghrd_quartus.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/create_ghrd_top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/create_ghrd_top.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/create_pr_revision.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/create_pr_revision.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ack_delay_logic/ack_delay_logic.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ack_delay_logic/ack_delay_logic.sv -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/avmm_feedthrough_bridge/avmm_feedthough_bridge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/avmm_feedthrough_bridge/avmm_feedthough_bridge.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/avmm_feedthrough_bridge/avmm_feedthrough_bridge_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/avmm_feedthrough_bridge/avmm_feedthrough_bridge_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/debounce/debounce.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/edge_detect/altera_edge_detector.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/edge_detect/altera_edge_detector.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/reset_sync/altera_reset_synchronizer.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/s10_acp_adapter/s10_axi_bridge_for_acp_128.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/s10_acp_adapter/s10_axi_bridge_for_acp_128.v -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/custom_ip/s10_acp_adapter/s10_axi_bridge_for_acp_128_hw.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/custom_ip/s10_acp_adapter/s10_axi_bridge_for_acp_128_hw.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/design_config.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/design_config.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/fpga_i2c.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/fpga_i2c.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/fpga_mge.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/fpga_mge.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/fpga_mge_10g.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/fpga_mge_10g.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/fpga_pcie.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/fpga_pcie.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/fpga_pr.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/fpga_pr.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/issp_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/issp_reset.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/jtag.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/jtag.sdc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/pin_assign_s10_emif.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/pin_assign_s10_emif.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/s10_hps_io48_delay_chain_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/s10_hps_io48_delay_chain_solver.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/s10_hps_parameter_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/s10_hps_parameter_solver.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/s10_hps_pinmux_solver.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/s10_hps_pinmux_solver.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/s10_io48.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/s10_io48.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/devicetree/socfpga_stratix10_ghrd.dtsi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/devicetree/socfpga_stratix10_ghrd.dtsi -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/Makefile -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/Makefile_ARMCLANG.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/Makefile_ARMCLANG.inc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/Makefile_GCC.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/Makefile_GCC.inc -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/README.md -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/hps_debug.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/hps_debug.S -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/software/hps_debug/scatter.scat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/software/hps_debug/scatter.scat -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/top_level_sdc_template.sdc.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/top_level_sdc_template.sdc.terp -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/top_level_template.v.terp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/top_level_template.v.terp -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/update_sysid.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/update_sysid.tcl -------------------------------------------------------------------------------- /s10_soc_devkit_ghrd/utils.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/altera-opensource/ghrd-socfpga/HEAD/s10_soc_devkit_ghrd/utils.tcl --------------------------------------------------------------------------------